=======================================================================
Expedition PCB - Pinnacle - Version 2013.0.543.380
=======================================================================

Job Directory:        S:\Projects\156-DDR4\DDR4x16_Riser\Design\71-562300\PCB\

Design Status Report: S:\Projects\156-DDR4\DDR4x16_Riser\Design\71-562300\PCB\LogFiles\DesignStatus_01.txt

Wed Feb 05 09:44:17 2014

=======================================================================
DESIGN STATUS
=======================================================================
Board Size Extents  ............ 7.6 X 13.1 (mm)
Route Border Extents  .......... 7.3 X 12.7 (mm)
Actual Board Area  ............. 99.56 (mm)
Actual Route Area  ............. 92.71 (mm)

Placement Areas: Name            Available         Required          Required/Available
                 Entire Board    199.12 Sq. (mm)   166.725 Sq. (mm)  83.73 %

Pins  .......................... 192
Pins per Route Area  ........... 2.07097 Pins/Sq. (mm)

Layers  ........................ 4
    Layer 1 is a signal layer
        Trace Widths  .......... None.
    Layer 2 is a Positive Plane Layer with nets
        VDD
        Trace Widths  .......... None.
    Layer 3 is a Positive Plane Layer with nets
        GND
        Trace Widths  .......... None.
    Layer 4 is a signal layer
        Trace Widths  .......... None.

Nets  .......................... 59
Connections  ................... 135
Open Connections  .............. 0
Differential Pairs  ............ 0
Percent Routed  ................ 100.00 %

Netline Length  ................ 0 (mm)
Netline Manhattan Length  ...... 0 (mm)
Total Trace Length  ............ 0 (mm)

Trace Widths Used (mm)  ........ None.
Vias  .......................... 96
Via Span  Name                   Quantity
   1-4    Via 816th_Tented       96

Teardrops....................... 0
    Pad Teardrops............... 0
    Trace Teardrops............. 0
    Custom Teardrops............ 0
Breakouts....................... 0

Virtual Pins.................... 0
Guide Pins ..................... 0

Parts Placed  .................. 2
    Parts Mounted on Top  ...... 1
        SMD  ................... 1
        Through  ............... 0
        Test Points  ........... 0
        Mechanical  ............ 0
    Parts Mounted on Bottom  ... 1
        SMD  ................... 1
        Through  ............... 0
        Test Points  ........... 0
        Mechanical  ............ 0
    Embedded Components ........ 0
        Capacitors ............. 0
        Resistors .............. 0
    Edge Connector Parts  ...... 0

Parts not Placed  .............. 0

Nested Cells  .................. 0

Jumpers  ....................... 0

Through Holes  ................. 96
    Holes per Board Area  ...... 0.96424 Holes/Sq. (mm)
Mounting Holes  ................ 0
