




Agilent B4622B DDR/2/3/4 and LPDDR/2/3 Protocol Compliance and Analysis Toolset

Data Sheet

Features

- Automated real-time and post process DDR/2/3/4 or LPDDR/2/3 protocol compliance measurements.
- Identifies DDR/2/3/4 or LPDDR/2/3 state machine, protocol compliance, and protocol level bus cycle timing violations.
- Customizable real-time compliance tests.
- DDR standard preset tests allow user to edit parameters.
- Provides a quick overview of the DDR/2/3/4 or LPDDR/2/3 bus performance with statistical and histogram views for bus optimization purposes.
- Enables fast physical address trigger setup with trigger tool.



Achieve greater insight faster using the B4622B Protocol Compliance and Analysis toolset for DDR, DDR2, DDR3, DDR4, LPDDR, LPDDR2, or LPDDR3.

DDR Memory measurement and debug work has become more complex and time consuming over the years as data rates increase and the architecture becomes more advanced. The B4622B provides four software tools in one toolset covering:

- Automated real-time compliance violation capture
- Post process compliance violation detection on captured traces
- Performance measurements
- Physical address trigger creation

These four tools help to quickly identify protocol problem areas and also give an overview of system performance.



Real-Time DDR/2/3/4 or LPDDR/2/3 Compliance Application Tool

The B4622B offers a new automated Real-Time Compliance Application tool to detect and capture state machine, protocol compliance, and protocol level bus cycle timing violations for DDR/2/3/4 or LPDDR/2/3. Real-time violation detection is an important advancement in DDR memory debug and validation. Monitoring your DDR bus real-time means the Agilent Logic Analyzer will trigger if the violation being checked ever occurs in the time specified in the software tool.

Beyond monitoring your DDR/2/3/4, or LPDDR/2/3 system real-time for elusive violations, designers can also monitor other digital system continuously for elusive, intermittent violations in protocol compliance or bus level timing.

Real-time testing enables:

- Parts per million error detection
- Monitoring for compliance violations while running specific routines on the system under test.
- Editing of DDR standard compliance test parameters.
- Creation of custom regression test suites (using valid logic analyzer triggers) for any digital system that can be probed by the Agilent logic analyzer.

Real-Time Violations

State machine violations common to DDR, DDR2, DDR3, DDR4 and LPDDR, LPDDR2, LPDDR3

READ or WRITE to an inactive row


REFRESH to an active bank

ACTIVATE to an active bank

Compliance parameter	Real-time compliance tests
DDR and DDR2 and LPDDR	
tRASmax	ACTIVATE to PRECHARGE/Auto-PRECHARGE must be $\leq$ tRASmax
tRASmin	ACTIVATE to PRECHARGE must be $\geq$ tRASmin
tRCD	ACTIVATE to READ/WRITE must be $\geq$ tRCD
tRP	PRECHARGE to ACTIVATE/PRECHARGE must be $\geq$ tRP
tRTP	READ to PRECHARGE must be $\geq$ tRTP
tDRW	READ to WRITE must be $\geq$ tDRW
tDWP	WRITE to PRECHARGE must be $\geq$ tDWP
tDWR	WRITE to READ must be $\geq$ tDWR
tCCD	WRITE to WRITE, READ to READ must be $\geq$ tCCD
tRFC	REFRESH to valid command (non_NOP/DESELECT) must be $\geq$ tRFC
tRRD	ACTIVATE to ACTIVATE (different banks) must be $\geq$ tRRD
tRC	ACTIVATE to ACTIVATE (same bank) must be $\geq$ tRC
tREFI	REFRESH to REFRESH $\leq$ REFI*9
tMRD	MRS (MODE Register Set) to MRS must be $\geq$ tMRD

Compliance parameter	Real-time compliance tests
DDR3	
tRASmax	ACTIVATE to PRECHARGE/Auto-PRECHARGE must be $\leq$ tRASmax
tRASmin	ACTIVATE to PRECHARGE must be $\geq$ tRASmin
tRCD	ACTIVATE to READ/WRITE must be $\geq$ tRCD
tRP	PRECHARGE to ACTIVATE/PRECHARGE must be $\geq$ tRP
tRTP	READ to PRECHARGE must be $\geq$ tRTP
tDRW	READ to WRITE must be $\geq$ tDRW
tDWP	WRITE to PRECHARGE must be $\geq$ tDWP
tDWR	WRITE to READ must be $\geq$ tDWR
tCCD	WRITE to WRITE, READ to READ must be $\geq$ tCCD
tRFC	REFRESH to valid command (non_NOP/DESELECT) must be $\geq$ tRFC
tRRD	ACTIVATE to ACTIVATE (different banks) must be $\geq$ tRRD
tRC	ACTIVATE to ACTIVATE (same bank) must be $\geq$ tRC
tREFI	REFRESH to REFRESH $\leq$ REFI*9
tZQoper	Long cal (normal operation) to valid command must be $\geq$ tZQoper
tZQCS	Short calibration (normal operation) to any valid command must be $>$ tZQCS
tMRD	MRS (MODE Register Set) to MRS must be $\geq$ tMRD
tMOD	MRS (MODE Register Set) to valid command must be $\geq$ tMOD
tREFPDEN	REFRESH to power down entry $\geq$ tREFPDEN
tRDPDEN	READ to power down entry $\geq$ tRDPDEN
tWRPDEN	WRITE to power down entry $\geq$ tWRPDEN
tXPR	Exit RESET from CKE high to valid command $\geq$ tXPR
tXSDLL	Self refresh exit to valid command with DLL must be $\geq$ tXSDLL
DDR4	
tRASmax	ACTIVATE to PRECHARGE/Auto-PRECHARGE must be $\leq$ tRASmax
tRASmin	ACTIVATE to PRECHARGE must be $\geq$ tRASmin
tRCD	ACTIVATE to READ/WRITE must be $\geq$ tRCD
tRP	PRECHARGE to ACTIVATE/PRECHARGE must be $\geq$ tRP
tRTP	READ to PRECHARGE must be $\geq$ tRTP
tDRW	READ to WRITE must be $\geq$ tDRW
tDWP	WRITE to PRECHARGE must be $\geq$ tDWP
tDWR	WRITE to READ must be $\geq$ tDWR
tCCD_L	WRITE to WRITE (same group) must be $\geq$ tCCD_L
tRFC	REFRESH to valid command (non_NOP/DESELECT) must be $\geq$ tRFC
tRRD_L	ACTIVATE to ACTIVATE (different banks) must be $\geq$ tRRD_L
tRC	ACTIVATE to ACTIVATE (same bank) must be $\geq$ tRC
tREFI	REFRESH to REFRESH $\leq$ REFI*9
tZQoper	Long cal (normal operation) to valid command must be $\geq$ tZQoper
tZQCS	Short calibration (normal operation) to any valid command must be $>$ tZQCS
tMRD	MRS (MODE Register Set) to MRS must be $\geq$ tMRD
tMOD	MRS (MODE Register Set) to valid command must be $\geq$ tMOD
tREFPDEN	REFRESH to power down entry $\geq$ tREFPDEN
tRDPDEN	READ to power down entry $\geq$ tRDPDEN
tWRPDEN	WRITE to power down entry $\geq$ tWRPDEN
tXPR	Exit RESET from CKE high to valid command $\geq$ tXPR
tXSDLL	Self refresh exit to valid command with DLL must be $\geq$ tXSDLL

Compliance parameter	Real-time compliance tests
LPDDR2 and LPDDR3	
tRASmax	ACTIVATE to PRECHARGE/Auto-PRECHARGE must be $\leq$ tRASmax
tRASmin	ACTIVATE to PRECHARGE must be $\geq$ tRASmin
tRCD	ACTIVATE to READ/WRITE must be $\geq$ tRCD
tRTP	READ to PRECHARGE must be $\geq$ tRTP
tDRW	READ to WRITE must be $\geq$ tDRW
tDWP	WRITE to PRECHARGE must be $\geq$ tDWP
tDWR	WRITE to READ must be $\geq$ tDWR
tCCD	WRITE to WRITE, READ to READ must be $\geq$ tCCD
tRRD	ACTIVATE to ACTIVATE (different banks) must be $\geq$ tRRD
tRC	ACTIVATE to ACTIVATE (same bank) must be $\geq$ tRC
tZQCL	Long calibration command to any valid command (or CKE low) must be $>$ tZQCL
tZQCS	Short calibration command to any valid command (or CKE low) must be $>$ tZQCS
tZQINIT	Init calibration command to any valid command (or CKE low) must be $>$ tZQINIT
tZQRESET	Reset calibration command to any valid command (or CKE low) must be $>$ tZQRESET
tMRW	MRW command to any valid command (or CKE low) must be $>$ tMRW
tMRR	MRR command to any valid command (or CKE low) must be $>$ tMRR
tRFCab	REFRESH (all banks) to Active or Refresh must be $>$ tRFCab
tRFCpb	REFRESH (per bank) to Activate (same bank) or REFRESH must be $>$ tRFCpb
tRPab	PRECHARGE (all banks) to ACTIVE (any bank) must be $\geq$ tRPab
tRPpb	PRECHARGE (per bank) to ACTIVE (same bank) must be $\geq$ tRPpb
tCKE	Duration of CKE high/low $\geq$ tCKE



New B4622B Real-Time Violation Tool –
DDR3 example.

Post Process DDR/2/3/4 or LPDDR/2/3 Compliance Application tool

The Post Process Compliance Application tool automates state machine, protocol compliance, and protocol level bus cycle timing violation detection across Agilent logic analyzer traces. The tool provides the test results with details of the test failure in HTML format for reporting purposes.

Use the Post Process Compliance Application tool to:

- Spot check logic analyzer traces for violations.
- Check logic analyzer trace captures leading up to system crashes for possible violations before the crash.

Post Process Compliance Tests

State machine violations common to DDR, DDR2, DDR3, DDR4 and LPDDR, LPDDR2, LPDDR3

READ to WRITE to an inactive row

REFRESH to an active bank


ACTIVATE to an active bank

Compliance parameter	Post process / Compliance tests
DDR and DDR2 and LPDDR	
tRASmax	ACTIVATE to PRECHARGE/Auto-PRECHARGE must be $\leq$ tRASmax
tRASmin	ACTIVATE to PRECHARGE must be $\geq$ tRASmin
tRCD	ACTIVATE to READ/WRITE must be $\geq$ tRCD
tRP	PRECHARGE to ACTIVATE/PRECHARGE must be $\geq$ tRP
tRTP	READ to PRECHARGE must be $\geq$ tRTP
tDRW	READ to WRITE must be $\geq$ tDRW
tDWP	WRITE to PRECHARGE must be $\geq$ tDWP
tDWR	WRITE to READ must be $\geq$ tDWR
tCCD	WRITE to WRITE, READ to READ must be $\geq$ tCCD
tRFC	REFRESH to non-NOP/DES must be $\geq$ tRFC
tRRD	ACTIVATE to ACTIVATE (different banks) must be $\geq$ tRRD
tFAW	Four ACTIVATE window (different banks) must be $\geq$ tFAW
tRCD	ACTIVATE to ACTIVATE (same bank) must be $\geq$ tRC
tREFI	REFRESH command to REFRESH command must be $\leq$ tREFI*9
tMRD	Mode Register Set command to Mode Register Set Command $\geq$ tMRD
DDR3	
tRASmax	ACTIVATE to PRECHARGE/Auto-PRECHARGE must be $\leq$ tRASmax
tRASmin	ACTIVATE to PRECHARGE must be $\geq$ tRASmin
tRCD	ACTIVATE to READ/WRITE must be $\geq$ tRCD
tRP	PRECHARGE to ACTIVATE/PRECHARGE must be $\geq$ tRP
tRTP	READ to PRECHARGE must be $\geq$ tRTP
tDRW	READ to WRITE must be $\geq$ tDRW
tDWP	WRITE to PRECHARGE must be $\geq$ tDWP
tDWR	WRITE to READ must be $\geq$ tDWR
tCCD	WRITE to WRITE, READ to READ must be $\geq$ tCCD
tRFC	REFRESH to non-NOP/DESELECT must be $\geq$ tRFC
tRRD	ACTIVATE to ACTIVATE (different banks) must be $\geq$ tRRD
tFAW	Four ACTIVATE window (different banks) must be $\geq$ tFAW


Compliance parameter	Post process / Compliance tests
DDR3 (continued)	
tRCD	ACTIVATE to ACTIVATE (same bank) must be $\geq$ tRC
tREFI	REFRESH command to REFRESH command must be $\leq$ tREFI*9
tZQoper	Long cal (normal operation) to valid command must be $\geq$ tZQoper
tZQCS	Short calibration command to any valid command (or CKE low) must be $>$ tZQCS
tMRD	Mode Register Set command to Mode Register Set command $\geq$ tMRD
tMOD	MRS (MODE Register Set) to valid command must be $\geq$ tMOD
tREFPDEN	REFRESH to power down entry $\geq$ tREFPDEN
tRDPDEN	READ to power down entry $\geq$ tRDPDEN
tWRPDEN	WRITE to power down entry $\geq$ tWRPDEN
tXPR	Exit RESET from CKE high to valid command $\geq$ tXPR
tXSDLL	Self refresh exit to valid command with DLL must be $\geq$ tXSDLL
tXPDLL	Exit precharge power down with DLL to any valid command $<$ tXPDLL
LPDDR2 and LPDDR3	
tRASmax	ACTIVATE to PRECHARGE/Auto-PRECHARGE must be $\leq$ tRASmax
tRASmin	ACTIVATE to PRECHARGE must be $\geq$ tRASmin
tRCD	ACTIVATE to READ/WRITE must be $\geq$ tRCD
tRTP	READ to PRECHARGE must be $\geq$ tRTP
tDRW	READ to WRITE must be $\geq$ tDRW
tDWP	WRITE to PRECHARGE must be $\geq$ tDWP
tDWR	WRITE to READ must be $\geq$ tDWR
tCCD	WRITE to WRITE, READ to READ must be $\geq$ tCCD
tRRD	ACTIVATE to ACTIVATE (different banks) must be $\geq$ tRRD
tFAW	Four ACTIVATE window (different banks) must be $\geq$ tFAW
tRCD	ACTIVATE to ACTIVATE (same bank) must be $\geq$ tRC
tZQCL	MRW long calibration command to any valid command (or CKE low) must be $>$ tZQCL
tZQCS	MRW short calibration command to any valid command (or CKE low) must be $>$ tZQCS
tZQINIT	MRW init calibration command to any valid command (or CKE low) must be $>$ tZQINIT
tZQRESET	MRW reset calibration command to any valid command (or CKE low) must be $>$ tZQRESET
tMRW	MRW command to any valid command (or CKE low) must be $>$ tMRW
tMRR	MRR command to any valid command (or CKE low) must be $>$ tMRR
tRPab	PRECHARGE (all banks) to ACTIVE must be $\geq$ tRPab
tRPpb	PRECHARGE (per bank) to ACTIVE must be $\geq$ tRPpb
tCKE	Duration of CKE high/low $\geq$ tCKE
tCKESR	Duration of self-refresh $\geq$ tCKESR
tDPD	Duration of power down to valid command $\geq$ tDPD
tXSR	Exit self-refresh to valid command $\geq$ tXSR
tXP	Exit power down to valid command $\geq$ tXP
tREFBW	Greater than 8 REFRESH all bank commands in tREFBW
tREFW	Required number of refresh commands occur in time period $\leq$ tREFW
tRFCab	REFRESH (all banks) to Active or Refresh must be $>$ tRFCab
tRFCpb	REFRESH (per bank) to Activate (same bank) or REFRESH must be $>$ tRFCpb

DDR/2/3/4 and LPDDR/2/3 Performance Analysis Tool


Another key feature of the B4622B is the ability to view the performance of your DDR bus through bus statistic report and histogram. The bus statistic report gives you an overview of the DDR bus utilization for a specific trace to help you analyze the behavior and activity of your DDR bus. The histogram view reports the number of access in specific memory location to help you improve optimization by controlling the number of access across the address bus.



DDR bus statistic view for obtaining command cycles information in color-coded chart.



DDR bus statistic views for providing bus utilization information on read and write commands.



Access histogram view to enable overview of number of access at specific DDR address.

DDR/2/3/4 and LPDDR/2/3 Trigger Tool

Setting up a trigger on a specific physical address to obtain the corresponding data bus can be very tedious. The B4622B allows you to automatically create a trigger on a specific physical address without having to go through a step by step trigger add-in. The trigger setup tool incorporates a user-friendly interface to help you quickly setup the trigger.

User friendly interface to setup trigger on a physical address.

The screenshot shows the 'DDR Trigger Tool' window. It has several sections: 'Bus Address' with fields for Row Address (A), Column Address (0), and Bank Address (0); 'Bank Address Location' with radio buttons for BA | Row Address | Column Address and Row Address | BA | Column Address; 'Command' with radio buttons for Read, Write, and Either; and a 'Create Trigger' button. Below these is an 'Address Summary' section showing a 'Linear Address' of 0005000 and a bit pattern for bits 27 down to 0. A red arrow points from the 'Create Trigger' button to the 'Advanced Trigger for My 16950B-1' window below.

Resulting trigger for the Agilent logic analyzer created by the trigger tool.

The screenshot shows the 'Advanced Trigger for My 16950B-1' window. It has a 'Trigger Functions' sidebar on the left with options like 'Pattern n times', 'N consecutive samples with Pattern1', etc. The main area is 'Trigger Sequence' with 'Default Storage' and 'Override by store actions in individual trigger steps'. It shows two steps: 'Step 1' and 'Step 2', each with 'If' and 'Then' conditions. Step 1 conditions include Bus/Signal, Command, All bits, and Active/Sym. Step 2 conditions include Bus/Signal, Command, All bits, Read/Sym, Write/Sym, and ColAddr. The 'Then' actions include 'Goto' and 'Trigger and fill memory'. At the bottom are buttons for 'Simple Trigger...', 'Store...', 'Recall...', 'Clear', 'OK', 'Cancel', and 'Help'.

Logic Analyzer Ordering Information

The B4622B operates with the following Logic Analyzers from Agilent Technologies. Logic analyzer selection criteria includes: logic analyzer specifications and characteristics, maximum DDR technology data rate, and minimum data valid windows of the data eyes at the logic analyzer probe point.

Product	Description
AXIe-based logic analyzers	
U4154A	U4154A 136-channel, 4 Gb/s state, AXIe-based logic analyzer module
16900 Series logic analyzers	
16900A	6-slot mainframe, requires external display
16901A	2-slot mainframe with 15-inch display with touch screen
16902B	6-slot mainframe with 15-inch display with touch screen
Logic analyzer modules	
16950B	68-channel 4 GHz timing, 667 MHz state logic analysis module
16962A	68-channel 2 GHz timing, 2 GT/s state logic analysis module
DDR2 BGA probes	
W2631A	DDR2 x16 BGA command and data probe for logic analyzer and oscilloscope – kit of 4 probes
W2632A	DDR2 x16 BGA data probe for logic analyzer and oscilloscope – kit of 4 probes
W2633A	DDR2 x8 BGA command and data probe for logic analyzer and oscilloscope – kit of 4 probes
W2634A	DDR2 x8 BGA data probe for logic analyzer and oscilloscope – 4 probe set
Logic analyzer ZIF probes (used to connect W2630As Series DDR2 BGA probes to 90 pin logic analyzer cables)	
E5384A	46-ch single-ended ZIF probe for x8/x16 DRAM BGA probe connect to 90-pin logic analyzer cable
E5826A	46-ch single-ended ZIF probe for x16 DRAM data only BGA probe connect to logic analyzer cable
E5827A	46-ch single-ended ZIF probe for 2 x8 DRAMs data only BGA probe connect to 90-pin logic analyzer
DDR3 BGA probes	
W3631A	DDR3 x16 BGA command and data probe for logic analyzer and oscilloscope
W3633A	DDR3 x4/x8 BGA command and data probe for logic analyzer and oscilloscope
Logic analyzer ZIF probes (used to connect W3630A Series DDR3 BGA probes to 90 pin logic analyzer cables)	
E5845A	46-ch single-ended ZIF probe for x16 DRAM BGA probe connect to 90-pin logic analyzer cable
E5847A	46-ch single-ended ZIF probe for x8 DRAM BGA probe connect to 90-pin logic analyzer cable
DDR3	
Required/recommended software	
Logic and protocol analyzer software (required)	
B4622B (required)	DDR/2/3/4 and LPDDR/2/3 Protocol Compliance and Analysis Toolset
B4621B (recommended for DDR/2/3/4)	Bus decoder for DDR2, DDR3, or DDR4 debug and validation
B4623B (recommended for LPDDR/2/3)	Bus decoder for LPDDR/2/3 debug and Validation
DDR Setup Assistant and DDR Eyefinder (recommended)	

For additional DDR/2/3/4 and LPDDR/2/3 probing options, contact your local Agilent representative www.agilent.com/find/contactus or refer to the U4154A logic analyzer data sheet, 5990-7513EN.

Information on FuturePlus DIMM and SODIMM interposers for DDR2, DDR3, and DDR4 is available at <http://www.futureplus.com/DDR3-Memory/agilent-la-support-overview.html>

For additional analysis software, refer to www.agilent.com/find/logic-sw-apps

Related Literature

www.agilent.com

Publication title	Pub number
Agilent Technologies 16900 Series Logic Analysis Systems - Brochure	5989-0420EN
U4154A AXIe-based Logic Analyzer Module - Data Sheet	5990-7513EN
W2630A Series DDR2 BGA Probes for Logic Analyzers and Oscilloscopes - Data Sheet	5989-5964EN
W3630A Series DDR3 BGA Probe for Logic Analyzers and Oscilloscopes - Data Sheet	5990-3179EN



Agilent Advantage Services is committed to your success throughout your equipment's lifetime. To keep you competitive, we continually invest in tools and processes that speed up calibration and repair and reduce your cost of ownership. You can also use Infoline Web Services to manage equipment and services more effectively. By sharing our measurement and service expertise, we help you create the products that change our world.

www.agilent.com/find/advantageservices



Agilent Email Updates

www.agilent.com/find/emailupdates

Get the latest information on the products and applications you select.



www.axistandard.org

AdvancedTCA® Extensions for Instrumentation and Test (AXIe) is an open standard that extends the AdvancedTCA for general purpose and semiconductor test. Agilent is a founding member of the AXIe consortium.



www.lxistandard.org

LAN extensions for Instruments puts the power of Ethernet and the Web inside your test systems. Agilent is a founding member of the LXI consortium.

Agilent Channel Partners

www.agilent.com/find/channelpartners

Get the best of both worlds: Agilent's measurement expertise and product breadth, combined with channel partner convenience.

For more information on Agilent Technologies' products, applications or services, please contact your local Agilent office. The complete list is available at:

www.agilent.com/find/contactus

Americas

Canada	(877) 894 4414
Brazil	(11) 4197 3600
Mexico	01800 5064 800
United States	(800) 829 4444

Asia Pacific

Australia	1 800 629 485
China	800 810 0189
Hong Kong	800 938 693
India	1 800 112 929
Japan	0120 (421) 345
Korea	080 769 0800
Malaysia	1 800 888 848
Singapore	1 800 375 8100
Taiwan	0800 047 866
Other AP Countries	(65) 375 8100

Europe & Middle East

Belgium	32 (0) 2 404 93 40
Denmark	45 45 80 12 15
Finland	358 (0) 10 855 2100
France	0825 010 700*
*0.125 €/minute	
Germany	49 (0) 7031 464 6333
Ireland	1890 924 204
Israel	972-3-9288-504/544
Italy	39 02 92 60 8484
Netherlands	31 (0) 20 547 2111
Spain	34 (91) 631 3300
Sweden	0200-88 22 55
United Kingdom	44 (0) 118 927 6201

For other unlisted countries:

www.agilent.com/find/contactus

Revised: January 6, 2012

Product specifications and descriptions in this document subject to change without notice.

© Agilent Technologies, Inc. 2012
Published in USA, September 7, 2012
5991-1063EN



Agilent Technologies