MIPI D-PHY Test Report

Overall Result: FAIL

Test Configuration Details
Device Description
Fixture SetupAuto Load Switching
CTS Versionv1.00
High Speed Data Rate(Mbps)800
Test Session Details
Infiniium SW Version04.10.0010
Infiniium Model NumberDSO9104H
Infiniium Serial NumberMY52460107
Application SW Version2.42
Debug Mode UsedNo
Compliance Limits (official)MIPI D-PHY Test Limit v1.1
Last Test Date2013-03-08 15:19:53 +08:00

Summary of Results

Test Statistics
Failed5
Passed25
Total30

Margin Thresholds
Warning< 2 %
Critical< 0 %

Pass# Failed# TrialsTest NameActual ValueMarginPass Limits
011.3.7 HS Data TX Static Common Mode Voltage(Vcmtx)171.13mV21.1 % 150.00mV <= VALUE <= 250.00mV
011.3.8 HS Data TX Vcmtx Mismatch2.80mV44.0 % 0.00000V <= VALUE <= 5.00mV
011.3.10 HS Data TX Common-Level Variations Above 450MHz (VCMTX(HF))12.06mV19.6 % VALUE < 15.00mV
011.3.9 HS Data TX Common-Level Variations Between 50-450MHz (VCMTX(LF))18.75mV25.0 % VALUE < 25.00mV
011.3.4 HS Data TX Differential Voltage(VOD0 Pulse)-209.40mV46.6 % -270.00mV <= VALUE <= -140.00mV
011.3.4 HS Data TX Differential Voltage(VOD1 Pulse)145.15mV4.0 % 140.00mV <= VALUE <= 270.00mV
111.3.5 HS Data TX Differential Voltage Mismatch (Pulse)64.26mV-359.0 % 0.00000V <= VALUE <= 14.00mV
011.3.6 HS Data TX Single Ended Output High Voltage(VOHHS Pulse)269.19mV25.2 % VALUE <= 360.00mV
011.3.11 HS Data TX 20%-80% Rise Time (tR)374ps0.4 % 100ps <= VALUE <= ComplianceTranTimeMaxs
111.3.12 HS Data TX 20%-80% Fall Time (tF)386ps-4.0 % 100ps <= VALUE <= ComplianceTranTimeMaxs
011.4.7 HS Clock TX Static Common Mode Voltage(Vcmtx)199.05mV49.1 % 150.00mV <= VALUE <= 250.00mV
011.4.8 HS Clock TX Vcmtx Mismatch580µV11.6 % 0.00000V <= VALUE <= 5.00mV
011.4.10 HS Clock TX Common-Level Variations Above 450MHz (VCMTX(HF))4.52mV69.9 % VALUE < 15.00mV
011.4.9 HS Clock TX Common-Level Variations Between 50-450MHz (VCMTX(LF))11.20mV55.2 % VALUE < 25.00mV
011.4.4 HS Clock TX Differential Voltage(VOD0 Pulse)-180.33mV31.0 % -270.00mV <= VALUE <= -140.00mV
011.4.4 HS Clock TX Differential Voltage(VOD1 Pulse)184.37mV34.1 % 140.00mV <= VALUE <= 270.00mV
011.4.5 HS Clock TX Differential Voltage Mismatch (Pulse)4.04mV28.9 % 0.00000V <= VALUE <= 14.00mV
011.4.6 HS Clock TX Single Ended Output High Voltage(VOHHS Pulse)291.27mV19.1 % VALUE <= 360.00mV
011.4.11 HS Clock TX 20%-80% Rise Time (tR)358ps6.2 % 100ps <= VALUE <= ComplianceTranTimeMaxs
111.4.12 HS Clock TX 20%-80% Fall Time (tF)380ps-1.8 % 100ps <= VALUE <= ComplianceTranTimeMaxs
011.3.1 LP Exit: DATA TLPX59.32ns18.6 % VALUE >= 50.00ns
011.3.3 LP Exit: DATA TX THS-PREPARE+THS-ZERO222.40ns41.2 % VALUE >= ComplianceTimingMins
011.3.13 HS Exit: DATA TX THS-TRAIL75.37ns16.0 % VALUE >= ComplianceTimingMins
011.3.14 HS Exit: DATA TX TREOT19.15ns45.3 % VALUE <= 35.00ns
011.3.15 HS Exit: DATA TX TEOT94.53ns21.2 % VALUE <= ComplianceTimingMaxs
011.3.16 HS Exit: DATA TX THS-EXIT2.88584µs279E+01 % VALUE >= 100.00ns
011.4.17 HS Clock Instantaneous (UIinst)1.255ns90.0 % VALUE < 12.500ns
111.5.3 HS Clock Rising Edge Alignment to First Payload Bit1.000000000000-100.0 % VALUE <= 500.000000000m
111.5.4 Data-to-Clock Skew (TSKEW(TX))-322mUIinst-57.3 % ComplianceTranTimeMinUIinst <= VALUE <= ComplianceTranTimeMaxUIinst
011.3.2 LP Exit: DATA TX THS-PREPARE66.58ns45.4 % ComplianceTimingMins <= VALUE <= ComplianceTimingMaxs


Report Detail

 Next
1.3.7 HS Data TX Static Common Mode Voltage(Vcmtx) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 16, CTS v1.00(Test 1.3.7)
Test Summary: Pass Test Description: HS transmit static common-mode voltage.
Pass Limits:[150.00mV to 250.00mV]Vcmtx(Worst)171.13mV
Result Details:
Result Details
HS Data TX Common Mode Voltage(See image)Vcmtx(Differential-1)171.13mVNumber of Vcmtx(Differential-1) Measured2.766000kVcmtx(Differential-0)165.53mVNumber of Vcmtx(Differential-0) Measured10.246000kNumber of HS Burst1Lane NameData
Trial 1
Trial 1: HS Data TX Common Mode Voltage

Top Previous Next
1.3.8 HS Data TX Vcmtx Mismatch Reference: D-PHY Specification v1.1 Section 9.1.1 Table 16, CTS v1.00(Test 1.3.8)
Test Summary: Pass Test Description: VCMTX mismatch when output is Differential-1 or Differential-0.
Pass Limits:[0.00000V to 5.00mV]Vcmtx Mismatch2.80mV
Result Details:
Result Details
Vcmtx(Differential-1)171.13mVVcmtx(Differential-0)165.53mVNumber of HS Burst1Lane NameData

Top Previous Next
1.3.10 HS Data TX Common-Level Variations Above 450MHz (VCMTX(HF)) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 17, CTS v1.00(Test 1.3.10)
Test Summary: Pass Test Description: Common-level variations above 450MHz.
Pass Limits:< 15.00mVVcmtx(HF)12.06mV
Result Details:
Result Details
Common Level Variations(>450Mhz)(See image)Number of HS Burst1Lane NameData
Trial 1
Trial 1: Common Level Variations(>450Mhz)

Top Previous Next
1.3.9 HS Data TX Common-Level Variations Between 50-450MHz (VCMTX(LF)) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 17, CTS v1.00(Test 1.3.9)
Test Summary: Pass Test Description: Common-level variation between 50-450MHz.
Pass Limits:< 25.00mVVcmtx(LF)18.75mV
Result Details:
Result Details
Common Level Variations(50-450MHz)(See image)Number of HS Burst1Lane NameData
Trial 1
Trial 1: Common Level Variations(50-450MHz)

Top Previous Next
1.3.4 HS Data TX Differential Voltage(VOD0 Pulse) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 16, CTS v1.00(Test 1.3.4)
Test Summary: Pass Test Description: HS transmit differential voltage.
Pass Limits:[-270.00mV to -140.00mV]Vod0(Worst)-209.40mV
Result Details:
Result Details
VOD0 (100000)(See image)Vod(Differential-0)-209.40mVNumber of HS Burst1Lane NameData
Trial 1
Trial 1: VOD0 (100000)

Top Previous Next
1.3.4 HS Data TX Differential Voltage(VOD1 Pulse) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 16, CTS v1.00(Test 1.3.4)
Test Summary: Pass Test Description: HS transmit differential voltage.
Pass Limits:[140.00mV to 270.00mV]Vod1(Worst)145.15mV
Result Details:
Result Details
VOD1 (011111)(See image)Vod(Differential-1)145.15mVNumber of HS Burst1Lane NameData
Trial 1
Trial 1: VOD1 (011111)

Top Previous Next
1.3.5 HS Data TX Differential Voltage Mismatch (Pulse) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 16, CTS v1.00(Test 1.3.5)
Test Summary: FAIL Test Description: VOD mismatch when output is Differential-1 or Differential-0.
Pass Limits:[0.00000V to 14.00mV]Vod Mismatch64.26mV
Result Details:
Result Details
Vod(Differential-1)145.15mVVod(Differential-0)-209.40mVNumber of HS Burst1Lane NameData

Top Previous Next
1.3.6 HS Data TX Single Ended Output High Voltage(VOHHS Pulse) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 16, CTS v1.00(Test 1.3.6)
Test Summary: Pass Test Description: HS Single Ended output high voltage.
Pass Limits:<= 360.00mVVohhs(Worst)269.19mV
Result Details:
Result Details
DpVOHHS (011111)(See image)DnVOHHS (011111)(See image)Vohhs(Dp)243.32mVVohhs(Dn)269.19mVNumber of HS Burst1Lane NameData
Trial 1
Trial 1: DpVOHHS (011111)
Trial 1: DnVOHHS (011111)

Top Previous Next
1.3.11 HS Data TX 20%-80% Rise Time (tR) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 17, CTS v1.00(Test 1.3.12)
Test Summary: Pass Test Description: 20%-80% rise time of the HS differential signal. ComplianceTranTimeMax is 0.3*UI for Datarate ≤ 1Gbps and 0.35*UI for Datarate > 1Gbps.
Pass Limits:[100ps to ComplianceTranTimeMaxs]Rise Time374ps
Result Details:
Result Details
HS TX Risetime(See image)Measurement Threshold80,20Vod(1)145.15mVVod(0)-209.40mVPassLimit Max (ComplianceTranTimeMax)375psNumber of HS Burst1Lane NameData
Trial 1
Trial 1: HS TX Risetime

Top Previous Next
1.3.12 HS Data TX 20%-80% Fall Time (tF) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 17, CTS v1.00(Test 1.3.12)
Test Summary: FAIL Test Description: 20%-80% fall time of the HS differential signal. ComplianceTranTimeMax is 0.3*UI for Datarate ≤ 1Gbps and 0.35*UI for Datarate > 1Gbps.
Pass Limits:[100ps to ComplianceTranTimeMaxs]Fall Time386ps
Result Details:
Result Details
HS TX Falltime(See image)Measurement Threshold80,20Vod(1)145.15mVVod(0)-209.40mVPassLimit Max (ComplianceTranTimeMax)375psNumber of HS Burst1Lane NameData
Trial 1
Trial 1: HS TX Falltime

Top Previous Next
1.4.7 HS Clock TX Static Common Mode Voltage(Vcmtx) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 16, CTS v1.00(Test 1.4.7)
Test Summary: Pass Test Description: HS transmit static common-mode voltage for Clock.
Pass Limits:[150.00mV to 250.00mV]Vcmtx(Worst)199.05mV
Result Details:
Result Details
HS Clock TX Common Mode Voltage(See image)Vcmtx(Differential-1)199.05mVNumber of Vcmtx(Differential-1) Measured39.840000kVcmtx(Differential-0)197.89mVNumber of Vcmtx(Differential-0) Measured39.840000kNumber of HS Burst1
Trial 1
Trial 1: HS Clock TX Common Mode Voltage

Top Previous Next
1.4.8 HS Clock TX Vcmtx Mismatch Reference: D-PHY Specification v1.1 Section 9.1.1 Table 16, CTS v1.00(Test 1.4.8)
Test Summary: Pass Test Description: VCMTX mismatch when output is Differential-1 or Differential-0.
Pass Limits:[0.00000V to 5.00mV]Vcmtx Mismatch580µV
Result Details:
Result Details
Vcmtx(Differential-1)199.05mVVcmtx(Differential-0)197.89mVNumber of HS Burst1

Top Previous Next
1.4.10 HS Clock TX Common-Level Variations Above 450MHz (VCMTX(HF)) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 17, CTS v1.00(Test 1.4.10)
Test Summary: Pass Test Description: Common-level variations above 450MHz.
Pass Limits:< 15.00mVVcmtx(HF)4.52mV
Result Details:
Result Details
Common Level Variations(>450Mhz)(See image)Number of HS Burst1
Trial 1
Trial 1: Common Level Variations(>450Mhz)

Top Previous Next
1.4.9 HS Clock TX Common-Level Variations Between 50-450MHz (VCMTX(LF)) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 17, CTS v1.00(Test 1.4.9)
Test Summary: Pass Test Description: Common-level variation between 50-450MHz.
Pass Limits:< 25.00mVVcmtx(LF)11.20mV
Result Details:
Result Details
Common Level Variations(50-450MHz)(See image)Number of HS Burst1
Trial 1
Trial 1: Common Level Variations(50-450MHz)

Top Previous Next
1.4.4 HS Clock TX Differential Voltage(VOD0 Pulse) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 16, CTS v1.00(Test 1.4.4)
Test Summary: Pass Test Description: HS clock transmitter differential voltage.
Pass Limits:[-270.00mV to -140.00mV]Vod0(Worst)-180.33mV
Result Details:
Result Details
Clock VOD0 (10)(See image)Vod(Differential-0)-180.33mVNumber of HS Burst1
Trial 1
Trial 1: Clock VOD0 (10)

Top Previous Next
1.4.4 HS Clock TX Differential Voltage(VOD1 Pulse) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 16, CTS v1.00(Test 1.4.4)
Test Summary: Pass Test Description: HS clock transmitter differential voltage.
Pass Limits:[140.00mV to 270.00mV]Vod1(Worst)184.37mV
Result Details:
Result Details
Clock VOD1 (01)(See image)Vod(Differential-1)184.37mVNumber of HS Burst1
Trial 1
Trial 1: Clock VOD1 (01)

Top Previous Next
1.4.5 HS Clock TX Differential Voltage Mismatch (Pulse) Reference: D-PHY Specification v1.01 Section 9.1.1 Table 16, CTS v1.00(Test 1.4.5)
Test Summary: Pass Test Description: VOD mismatch when output is Differential-1 or Differential-0.
Pass Limits:[0.00000V to 14.00mV]Vod Mismatch4.04mV
Result Details:
Result Details
Vod(Differential-1)184.37mVVod(Differential-0)-180.33mVNumber of HS Burst1

Top Previous Next
1.4.6 HS Clock TX Single Ended Output High Voltage(VOHHS Pulse) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 16, CTS v1.00(Test 1.4.6)
Test Summary: Pass Test Description: HS Single Ended output high voltage.
Pass Limits:<= 360.00mVVohhs(Worst)291.27mV
Result Details:
Result Details
ClkpVOHHS (01)(See image)ClknVOHHS (01)(See image)Vohhs(Clkp)291.27mVVohhs(Clkn)287.43mVNumber of HS Burst1
Trial 1
Trial 1: ClkpVOHHS (01)
Trial 1: ClknVOHHS (01)

Top Previous Next
1.4.11 HS Clock TX 20%-80% Rise Time (tR) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 17, CTS v1.00(Test 1.4.11)
Test Summary: Pass Test Description: 20%-80% rise time of the HS differential signal. ComplianceTranTimeMax is 0.3*UI for Datarate ≤ 1Gbps and 0.35*UI for Datarate > 1Gbps.
Pass Limits:[100ps to ComplianceTranTimeMaxs]Rise Time358ps
Result Details:
Result Details
HS Clock TX Risetime(See image)Measurement Threshold80,20Vod(1)184.37mVVod(0)-180.33mVPassLimit Max (ComplianceTranTimeMax)375psNumber of HS Burst1
Trial 1
Trial 1: HS Clock TX Risetime

Top Previous Next
1.4.12 HS Clock TX 20%-80% Fall Time (tF) Reference: D-PHY Specification v1.1 Section 9.1.1 Table 17, CTS v1.00(Test 1.4.12)
Test Summary: FAIL Test Description: 20%-80% fall time of the HS differential signal. ComplianceTranTimeMax is 0.3*UI for Datarate ≤ 1Gbps and 0.35*UI for Datarate > 1Gbps.
Pass Limits:[100ps to ComplianceTranTimeMaxs]Fall Time380ps
Result Details:
Result Details
HS Clock TX Falltime(See image)Measurement Threshold80,20Vod(1)184.37mVVod(0)-180.33mVPassLimit Max (ComplianceTranTimeMax)375psNumber of HS Burst1
Trial 1
Trial 1: HS Clock TX Falltime

Top Previous Next
1.3.1 LP Exit: DATA TLPX Reference: D-PHY Specification v1.1 Section 6.9 Table 14, CTS v1.00(Test 1.3.1)
Test Summary: Pass Test Description: Length of any Low-Power state period.
Pass Limits:>= 50.00nsTLPX59.32ns
Result Details:
Result Details
TLPX(see image)Number of HS burst1Lane NameData
Trial 1
Trial 1: TLPX

Top Previous Next
1.3.3 LP Exit: DATA TX THS-PREPARE+THS-ZERO Reference: D-PHY Specification v1.1 Section 6.9 Table 14, CTS v1.00(Test 1.3.3)
Test Summary: Pass Test Description: THS-PREPARE+Time to drive HS-0 before Sync sequence. ComplianceTimingMin is based on 145ns+10*UI.
Pass Limits:>= ComplianceTimingMinsTHS-PREPARE+THS-ZERO222.40ns
Result Details:
Result Details
THSPREPARE_THSZERO(see image)PassLimit Min (ComplianceTimingMin)157.50nsNumber of HS burst1Lane NameData
Trial 1
Trial 1: THSPREPARE_THSZERO

Top Previous Next
1.3.13 HS Exit: DATA TX THS-TRAIL Reference: D-PHY Specification v1.1 Section 6.9 Table 14, CTS v1.00(Test 1.3.13)
Test Summary: Pass Test Description: Time to drive flipped differential state after last payload data bit of a HS transmission burst. ComplianceTimingMin is based on 60ns+n*4*UI.
Pass Limits:>= ComplianceTimingMinsTHS-TRAIL75.37ns
Result Details:
Result Details
THSTRAIL(see image)PassLimit Min (ComplianceTimingMin)65.00nsNumber of HS burst1Lane NameData
Trial 1
Trial 1: THSTRAIL

Top Previous Next
1.3.14 HS Exit: DATA TX TREOT Reference: D-PHY Specification v1.1 Section 9.1.2 Table 19, CTS v1.00(Test 1.3.14)
Test Summary: Pass Test Description: 30%-85% rise time and fall time
Pass Limits:<= 35.00nsTREOT19.15ns
Result Details:
Result Details
TREOT(see image)Number of HS burst1Lane NameData
Trial 1
Trial 1: TREOT

Top Previous Next
1.3.15 HS Exit: DATA TX TEOT Reference: D-PHY Specification v1.1 Section 6.9 Table 14, CTS v1.00(Test 1.3.15)
Test Summary: Pass Test Description: Time from start of THS-TRAIL period to start of LP-11 state. ComplianceTimingMax is based on 105ns+n*12*UI.
Pass Limits:<= ComplianceTimingMaxsTEOT94.53ns
Result Details:
Result Details
TEOT(see image)PassLimit Max (ComplianceTimingMax)120.00nsNumber of HS burst1Lane NameData
Trial 1
Trial 1: TEOT

Top Previous Next
1.3.16 HS Exit: DATA TX THS-EXIT Reference: D-PHY Specification v1.6 Section 6.9 Table 14, CTS v1.00(Test 1.3.16)
Test Summary: Pass Test Description: Time to drive LP-11 after HS burst.
Pass Limits:>= 100.00nsTHS-EXIT2.88584µs
Result Details:
Result Details
THSEXIT(see image)Number of HS burst1Lane NameData
Trial 1
Trial 1: THSEXIT

Top Previous Next
1.4.17 HS Clock Instantaneous (UIinst) Reference: D-PHY Specification v1.1 Section 10.1 Table 26, CTS v1.00(Test 1.4.17)
Test Summary: Pass Test Description: UI instantaneous of HS Clock.
Pass Limits:< 12.500nsUIinst(Mean)1.255ns
Result Details:
Result Details
UIInst(See image)UIINST(Min)1.159nsUIINST(Max)1.375nsNumber of HS Burst1
Trial 1
Trial 1: UIInst

Top Previous Next
1.5.3 HS Clock Rising Edge Alignment to First Payload Bit Reference: D-PHY Specification v1.1 Section 10.2, CTS v1.00(Test 1.5.3)
Test Summary: FAIL Test Description: Test will pass when there is a rising edge during the first payload bit. "First Payload Bit Alignment" will be set to '0' ONLY when a rising edge is detected during the first payload bit.
Pass Limits:<= 500.000000000mFirst Payload Bit Alignment1.000000000000
Result Details:
Result Details
First Payload Bit Clock Alignment(See image)Number of HS Burst1Lane NameData
Trial 1
Trial 1: First Payload Bit Clock Alignment

Top Previous Next
1.5.4 Data-to-Clock Skew (TSKEW(TX)) Reference: D-PHY Specification v1.1 Section 10.2.1 Table 27, CTS v1.00(Test 1.5.4)
Test Summary: FAIL Test Description: Data to Clock Skew [measured at transmitter].
Pass Limits:[ComplianceTranTimeMinUIinst to ComplianceTranTimeMaxUIinst]Tskew(Worst)-322mUIinst
Result Details:
Result Details
LeftCrossing(See image)RightCrossing(See image)UIINST(Mean)1.26nsTSkew(Min)-400psTSkew(Avg)-30psTSkew(Max)190psPassLimit Min (ComplianceTranTimeMin)-150mUIinstPassLimit Max (ComplianceTranTimeMax)150mUIinstNumber of HS Burst1Lane NameData
Trial 1
Trial 1: LeftCrossing
Trial 1: RightCrossing

Top Previous Next
1.3.2 LP Exit: DATA TX THS-PREPARE Reference: D-PHY Specification v1.1 Section 6.9 Table 14, CTS v1.00(Test 1.3.2)
Test Summary: Pass Test Description: Time to drive LP-00 to prepare for HS Transmission. ComplianceTimingMin is based on 40ns+4*UI. ComplianceTimingMax is based on 85ns+6*UI.
Pass Limits:[ComplianceTimingMins to ComplianceTimingMaxs]THS-PREPARE66.58ns
Result Details:
Result Details
THSPREPARE(see image)PassLimit Min (ComplianceTimingMin)45.00nsPassLimit Max (ComplianceTimingMax)92.50nsNumber of HS burst1Lane NameData
Trial 1
Trial 1: THSPREPARE

Top Previous