

HP E2971A PCI Exerciser **Graphical User Interface** for Windows 95/NT

Technical Specifications

HP E2971A PCI Exerciser **Graphical User Interface for** HP E2925A PCI Exerciser and Analyzer Card

Key Features

- PCI bus transaction language for defining master traffic, protocol behavior and target protocol behavior.
- Master transaction editor to set up linear sequence of master transactions. High level block transfer commands can be mixed with low level per data phase commands.
- Master attribute editor to define protocol behavior sets for block transfer commands.
- Target attribute editor to set up protocol behavior for target.
- Configuration editor to set up/ view PCI configuration space.
- Data memory editor to view/modify on-board memory content.

Part of the HP E2920 Computer verification tools, PCI series, the HP E2971A PCI exerciser graphical user interface provides a comprehensive Windows 95/NT interface for the HP E2925A's PCI exerciser. Use it to set up the programmable master and target. It runs on an external PC connected via RS232 (or via bi-directional Centronics using the HP E2925A option 002), or on the system-under-test itself accessing the card via PCI.





HP E2920 Computer verification tools, PCI series

	ansactions 🗸 🔺		
<u>F</u> ile <u>E</u> dit <u>S</u> earch	<u>H</u> elp		
(★		
// Write 'HPBEST' on the screen, 2 waits m_sact[buscmd=mem_write, busaddr=b8t m_data[data = 02000200\h 'H 'P'<<16 m_last [data = 02000200\h 'B' 'E'<<16 m_last [data = 02000200\h 'S' 'T'<<16)00\h, waits=2); }; // 'HP' }; // 'BE'		
// Read the written text into the exercise m_block{ buscmd=mem_read, busaddr=b8 attrpage=my_read_behavior);			
// copy it on the middle of the screen m_block(buscmd=mem_write, busaddr=bit attrpage=my_write_behavior);	3900\h, nod=3, intaddr=0,		
// verify that the data arrived on the m m_block(buscmd=mem_read, busaddr=b8			
compflag, compoffs=0\h);	- Master Attributes	-	٠
}	<u>F</u> ile <u>E</u> dit <u>S</u> earch	Ηe	lp
	M_ATTRIBUTES my_read_behavior = {// Tries bursts of 4 dwords, with 5 initial waits. 0 subsequent waits		+
	m_attr(); m_attr(); m_attr(); m_attr(); m_attr(); }		
	M_ATTRIBUTES my_write_behavior = { m attr(waits=0);		
	} }		

PCI Bus Transaction Description Language (BTDL)

The BTDL gives you complete control over the traffic and protocol behavior of the exerciser. Optional parameters minimize your programming effort.

Master Transaction Editor

Use the transaction editor to set up a linear sequence of bus transactions. High level block transfer commands and low level per data phase commands can be mixed to let you choose the right level of abstraction or detail.

Block transfer command

This facilitates the movement of large blocks of data. Optionally, the underlying protocol can be specified in the master attribute editor.

Block parameter	Description
busaddr	Start address on bus
buscmd	PCI command used
byten	C/BE[] in data phases
nod	Number of transferred Dwords
intaddr	Address of internal data memory
compflag	Enables data compare
compoffs	Internal address offset of reference data for comparison
attrpage	Pointer to protocol behavior set

Data phase commands

These are optimized for clear and easy control over the protocol behavior. They let you specify protocol attributes and data values per data phase, yet defaults can be set for a whole block transfer.

Protocol attribute	Description
stepmode	Generates four address steps with toggling AD[]
awrpar	Generates wrong PAR in address phase
aperr	Asserts SERR for address phase
lock	Generates exclusive access
relreq	De-asserts REQ#
waits	Inserts 0 to 31 wait cycles
waitmode	Generates data steps with toggling data
dwrpar	Sets wrong PAR in data phase
dperr	Asserts PERR in data phase
dserr	Asserts SERR in data phase
last	Terminates a transaction

Master Attribute Editor

Use the master attribute editor to set up protocol behavior sets which are used during block transfers. Protocol attributes can be specified per data phase. When the end of a behavior set is reached, it jumps back to the start again.

Master Conditional Start

The master conditional start window lets you set up the start conditions for the master traffic. Following a run command, the master can be programmed to start:

- immediately,
- triggered by a pattern,
- delayed additionally by a number of PCI clock cycles.

Immediate Pattern			OK
Clear			Cancel
Signal	Value		
AD32	b8000\h	+	
CBE3_0	0110\b		
b_state	3\b		
m_lock	x\b		
m_act	d/x		
t_lock	d/x		
t_act	x/b		
DEVSEL	x/b		
IRDY	x/b		
TRDY	d/x		
FRAME	a/x	+	
Wait after pattern seer	10 Clock Cycles		

Data Memory Editor

The data memory editor lets you view and modify the contents of the PCI exerciser's on-board memory. This allows you to define the data content for master write transfers or target read accesses to the card, as well as to view the data received from master read transfers or target write accesses. The data can be viewed in hex, binary, decimal, or ASCII formats.

💳 🛛 Data Memory Editor 🛛 💌 🔺			
<u>F</u> ile	<u>H</u> e	lp	
Range Start: 0x000 End: 0x001]	
Address	Data		
0\h	0\h	+	
4∖h	1\h		
8\h	2\h		
c∖h	3\h		
10\h	4\h		
14\h	5\h		
18\h	6\h		
1c\h	7\h		
20\h	8\h		
24\h	9\h		
28\h	a\h		
2c\h	b\h		
30\h	c\h		
34\h	d\h		
38\h	e∖h		
3c\h	f\h	ŧ	

Target Attribute Editor

The target attribute editor lets you define the target's protocol behavior on a phase-by-phase basis. When the target is accessed, the attributes are used sequentially for each data phase. When the end is reached, it jumps back to the start. You can select whether the target should restart with each new transaction, or continue in the linear sequence.



Target Decode Window

The target decode window lets you configure the target address decoders. As well as configuring the programmable decoders for the exerciser's on-board memory, you can individually enable or disable the decoders for configuration space and expansion ROM.

🗢 Target Decode 🔽 🗖					
<u>F</u> ile					<u>H</u> elp
	Config.	BaAd 0	BaAd 1	BaAd 2	Exp. ROM
Enable					
Space	Config	Mem_1Meg 🛨	10 👲	10	Memory
Prefetchable		1			
Bus Base		00000000\h	0000fcd0\h		00000000\h
Bus Size	256	4k 👲	16 👲	32	256kB
Decode Speed	Medium	Medium 👤	same as Std 1	Medium	Medium
Int. Resource	Config + Prog.Regs + Mailbox	Data Mem.	Data Mem.	Prog.Regs + Mailbox	Exp.ROM
Int. Base	Config + Prog.Regs + Mailbox	00000\h	100000\h	Prog.Regs + Mailbox	Exp.ROM

Configuration Window

The configuration window lets you view and modify the current configuration space settings of the PCI exerciser and analyzer card. You can also store the current settings as defaults, which will then be used following all subsequent power cycles or PCI resets.

-		Configuration Space	
File			Hel
			Upload
	Register	Contents [BIOS view]	Capabilities (x=changeable)
0\h	Device ID Vendor ID	2925103c\h	2925103c\h
4\h	Status Command	02800103\h	xxxxx01x10000000000000xxx0x0xxx\b
8\h	Class Code Revision ID	ffffff00\h	fffff00\h
C\h	BIST Header Latency Cache	00004008\h	0000xxxx\h
10\h	Base Address Register 0	0000000a\h	xxxxx00a\h
14\h	Base Address Register 1	0000fcd1\h	xxxxxxx1\h
18\h	Base Address Register 2	00000000\h	00000000\h
1C\h	Base Address Register 3	00000000\h	00000000\h
20\h	Base Address Register 4	00000000\h	00000000\h
24\h	Base Address Register 5	00000000\h	00000000\h
28\h	CardBus CIS Pointer	00000000\h	00000000\h
2C\h	Subsystem ID Subsystem Vendor ID	00000000\h	00000000\h
30\h	Expansion ROM Base Address	00000000\h	00000000\h
34\h	Reserved	00000000\h	00000000\h
38\h	Reserved	00000000\h	00000000\h
3C\h	Max_Lat Min_Gnt Intr Pin Intr Line	00000109\h	000001xx\h



HP E2971A PCI exerciser graphical user interface with HP E2925A 32 bit, 33 MHz PCI exerciser and analyzer card

System Requirements

To use the HP E2971A PCI exerciser graphical user interface, you require a PC with the following specifications:

PC: IBM-PC or 100% compatible with recommended minimum 90 MHz Pentium CPU and CD-ROM drive.

Graphics: 800 x 600 required, recommended 1024 x 768 SVGA.

O/S: Windows 95 or Windows NT.

Memory: 16 MB minimum, 24 MB recommended.

Hard disk: minimum 50 MB available disk space required, 100 MB recommended.

Expansion slots: if you want to use the fast host interface option 002 of the PCI exerciser and analyzer card, one ISA slot is required to host the bi-directional Centronics card. **Interfaces**: an RS232 port is required, unless you are using the fast host interface option 002 of the PCI exerciser and analyzer card, or accessing the card via PCI. A parallel port is required for the software ID module, supplied with the HP E2925A, to enable the software license.

Ordering Information

The HP E2971A includes:

- License to use the PCI exerciser GUI software with a single PCI exerciser and analyzer card.
- Software media (CD-ROM).

Note that if you want to simultaneously analyze more than one HP E2925A card using a single PC, you require the appropriate number of HP E2971A GUIs running on that PC, as well as sufficient RS232 ports (or HP E2925A option 002) to connect to each card (unless you are connecting via PCI).

Related HP Literature

- HP E2925A 32 bit, 33 MHz PCI exerciser and analyzer, technical specifications, p/n 5965-4724E.
- HP E2970A PCI analyzer graphical user interface for Windows 95/NT, technical specifications, p/n 5965-4726E.

For more information:

http://www-europe.hp.com/dvt



For more information about Hewlett-Packard test & measurement products, applications, services, and for a current sales office listing, visit our web site, http://www.hp.com/go/tmdir. You can also contact one of the following centers and ask for a test and measurement sales representative.

United States:

Hewlett-Packard Company Test and Measurement Call Center P.O. Box 4026 Englewood, CO 80155-4026 1 800 452 4844

Canada:

Hewlett-Packard Canada Ltd. 5150 Spectrum Way Mississauga, Ontario L4W 5G1 (905) 206 4725

Europe:

Hewlett-Packard European Marketing Centre P.O. Box 999 1180 AZ Amstelveen The Netherlands (31 20) 547 9900

Japan:

Hewlett-Packard Japan Ltd. Measurement Assistance Center 9-1, Takakura-Cho, Hachioji-Shi, Tokyo 192, Japan Tel: (81-426) 56-7832 Fax: (81-426) 56-7840

Latin America:

Hewlett-Packard Latin American Region Headquarters 5200 Blue Lagoon Drive 9th Floor Miami, Florida 33126 U.S.A. (305) 267 4245/4220

Australia/New Zealand:

Hewlett-Packard Australia Ltd. 31-41 Joseph Street Blackburn, Victoria 3130 Australia 1 800 629 485

Asia Pacific:

Hewlett-Packard Asia Pacific Ltd 17-21/F Shell Tower, Times Square, 1 Matheson Street, Causeway Bay, Hong Kong Tel: (852) 2599 7777 Fax: (852) 2506 9285

Data subject to change Copyright © 1997 Hewlett-Packard Company Printed in U.S.A. (VC) 1/97 5965-4725E