

The HP 1660C/CS-Series Benchtop Logic Analyzers

Technical Data

Identifying the cause of problems in embedded microprocessor system designs can be difficult. Hewlett-Packard 1660C/CS-series benchtop logic analyzers have the features to help the design team troubleshoot hardware and find software defects quickly.

In a single logic analyzer you can verify critical hardware timing relationships, make analog parametric measurements and view processor mnemonics.

By adding the optional LAN interface the software designer can now capture a real-time microprocessor trace and time-correlate it to source code in C++ or other high-level languages on a PC or workstation. For time-correlation of source code, order the HP B3740A Software Analysis package.

The combination of 500-MHz timing, 100-MHz state, 2 channel 250-MHz BW scope, internal hard disk drive,

and LAN make the HP 1660C/CSseries benchtop logic analyzers especially well suited to finding problems at the integration stage of prototype hardware and software. [1]

- The internal hard disk drive provides quick storage and retrieval of files. [1]
- 3.5-inch high-density flexible disk drive supports both DOS and LIF formats.
- Optional LAN interface enables access to the logic analyzer files via FTP or NFS. Use X11 windows and bring the logic analyzer display up on a PC or workstation. [1]
- The HP 1660C/CS-series operating system includes System Performance Analysis (SPA). SPA provides state histograms, state overview, and time interval analysis.
- The HP E2450A Symbolic Download Utility is included with the HP 1660C/CS-series. This utility provides

Get to the root cause of problems quickly.

the capability to extract symbolic information from popular object module formats.

- Store data as ASCII files and screen images in TIFF, PCX, and EPS (encapsulated PostScript™) formats.
- New graphical trigger macros make trigger setup easier.
- Centronics, RS-232 and HP-IB communications ports make connecting to other devices easier than ever. All of these come standard on all HP 1660C/CS-series models.
- Standard DIN mouse and keyboard connectors. A mouse ships with every HP 1660C/CS-series. [1]

[1] Please refer to HP 1664A Product Specifications and Characteristics on page 9.

PostScript TM is a trademark of Adobe Systems Incorporated.

Logic Analyzer Key Specifications and Characteristics

Model Number	HP 1660C,CS	HP 1661C,CS	HP 1662C,CS	HP 1663C,CS	HP 1664A
State and Timing Channels	136	102	68	34	34
Timing Analysis	Conventional: 250 MHz all channels, 500 MHz half channels Transitional: 125 MHz all channels, 250 MHz half channels Glitch: 125 MHz half channels				
State Analysis Speed	100 MHz, all channels 50 MHz				
State Clocks/ Qualifiers	6	6	4	2	2
Memory Depth per Channel	4K per channel, 8K in half-channel modes				

Oscilloscope Key Specifications and Characteristics

Model Number	HP 1660CS, HP 1661CS, HP 1662CS & HP 1663CS
Channels	2
Maximum Sample Rate	1 GSa/s per channel
Bandwidth	dc to 250 MHz (dc coupled)
Rise Time	1.4 ns
Vertical Resolution	8 bits
Memory Depth per Channel	8k samples

HP 1660C/CS-Series General-Product Information

Human Inter	rface	Alternate	The Epson FX80, LX80		encoded in a binary format. They can be
Front Panel	A knob and keypads make up the front- panel human interface. Keys include control,	Printer Supported	and MX80 printers with an RS-232 or Centronics interface are supported in the Epson 8-bit graphics mode.	Recording of	stored to or loaded from the hard disk drive or a flexible disk. [1]
	menu, display navigation, and alpha-numeric entry functions.	Hard Copy Output	Screen images can be printed in black and white from all menus	Acquisition and Storage Times	configuration/data files are stored with the time of acquisition and
Mouse	A DIN mouse is shipped as standard equipment. It provides full instrument control. Knob functionality is replicated by holding		using the <i>Print</i> field. State or timing listings can be also be printed in full or part (starting from center screen)		the time of storage for all models except the HP 1664A, which does not have a real-time clock.
	down the right button		using the <i>Print All</i> selection.	Acquisition	Arming
 Keyboard	and moving the mouse left or right. [1] The logic analyzer can	Mass Storag		Initiation	Arming is started by Run, Group Run, or the Port In BNC.
,	also be operated using a DIN keyboard. Order the HP Logic Analyzer Keyboard Kit, model number HP E2427B. [1]	Updating the Operating System	The operating system resides in Flash ROM and can be updated from the flexible disk drive or from the	Cross Arming	Analyzer machines and the oscilloscope can cross-arm each other. [1]
Input/Output and Printing	, Control,		internal hard disk drive. The HP 1664A boots from disk and requires only a disk	Output	An output signal is provided at the Port Out BNC.
I/O Ports	All units ship with a Centronics parallel		change to update the	Port In/Out	
LAN Interface	printer port, RS-232, and HP-IB as standard equipment. [1] An Ethernet LAN inter-	Mass Storage	operating system. Supported by an internal hard disk drive and by a 1.44 Mbyte, 3.5-inch flexible disk drive.	PORT IN Signal and Connection	Port In is a standard BNC connection. The input operates at TTL logic signal levels. Rising edges are valid
	face is available as option 015. The LAN		Supports DOS and LIF formats. [1]		input signals.
	interface comes with both Ethertwist and ThinLan connectors. The LAN supports FTP and PC/NFS connec- tion protocols. It also	Screen Image Files	An image file of any display screen can be stored to disk via the display's <i>Print</i> field. Black & white TIFF,	PORT OUT Signal and Connection	Port Out is a standard BNC connection with TTL logic signal levels. A rising edge is asserted as a valid output.
Program-	works with X11 windows packages. [1] Each instrument is fully		Grayscale TIFF, PCX, Encapsulated PostScript™ (EPS), and gray-scale TIFF file for-	Skew Adjust and Arming	
mability	programmable from a computer via HP-IB		mats are available.	Skew Adjustment	Correction factors for nominal skew between
	and RS-232 connections. This feature is standard on all models.	ASCII Data Files	State or timing listings can be stored as ASCII files on a disk via the display's <i>Print</i> field.	najusinen	displayed timing and oscilloscope signals are built into the operating system.
HP Printer Support	Printers which use the HP Printer Control Language (PCL) and have a parallel Centronics, RS-232 or		These files are equiva- lent in character width and line length to hard- copy listings printed via the <i>Print All</i> selection.		Additional correction for unit-by-unit variation can be made using the <i>Skew</i> field. An entered skew value
	HP-IB interface are supported: HP DeskJet, LaserJet,	Configuration and Data Files	Logic analyzer and soscilloscope files that include configura-		affects the next (not the present) acquisition display.
	QuietJet, PaintJet, and ThinkJet models		tion and data informa- tion (if present) are	[1] Please refer to F and Characterist	IP 1664A Product Specifications ics on page 9.


^[1] Please refer to HP 1664A Product Specifications and Characteristics on page 9.


HP 1660C/CS-Series Logic Analyzer Specifications and Characteristics

PORT IN Arms Logic Analyzer [2]	15 ns typical delay from signal input to a don't care logic analyzer trigger.
PORT IN Arms Oscilloscope	40 ns typical delay from signal input to an immediate oscilloscope trigger; not available when oscilloscope is in time-qualified pattern triggering mode.
Logic Analyzer Arms PORT OUT [2]	120 ns typical delay from logic analyzer trigger to signal output.
Oscilloscope Arms PORT OUT	60 ns typical delay from oscilloscope trigger to signal output.
Operating E	nvironment
Power	115 Vac or 230 Vac, -22% to +10%, single phase, 48-66 Hz, 320 VA max
Temperature	Instrument, 0° to 50° C (+32° to 122° F). Disk media, 10° to 40° C (+50° to 104°F). Probes and cables, 0° to 65° C (+32° to 149° F)
Humidity	Instrument, up to 95%, relative humidity at +40° C (+140° F). Disk media and hard drive, 8% to 85% relative humidity.
Altitude	To 3,048 m (10,000 ft) [1]
Vibration: Operating	Random vibrations 5–500 Hz, 10 minute per axis, ~ 0.3 g (rms).
Vibration: Non Operating	Random vibrations 5–500 Hz,10 minutes per axis,~ 2.41 g (rms); and swept sine resonant search, 5–500 Hz, 0.75 g (0-peak), 5 minute resonant dwell @ 4 resonances per

axis.


Physical Factors						
Weight	28.6 lbs. (13 kg) [1]					
Dimensions	See figure 1					
Safety	IEC 348/ HD 401, UL 1244, and CSA Standard C22.2 No. 231 (series M-89)					
EMC CISPR 11:1990/EN 55011 (1991): Group 1 Class A IEC 801-2:1991/EN 50082-1 (1992): 4kV CD, 8 kV AD IEC 801-3:1984/EN 50082-1 (1992): 3 V/m IEC 801-4:1988/EN 50082-1 (1992): 1kV						





Weight 28.6 lbs (13 kg)

Figure 1






Figure 2

Minimum	500 mV peak-to-peak
Input Voltage	
Swing	
Minimum	250 mV or 30% of input
Input	amplitude, whichever is
Overdrive	greater
Threshold	-6.0 V to +6.0 V in 50-mV
Range	increments
Threshold	Threshold levels may be
Setting	defined for pods
	(17-channel groups) on
	an individual basis
Threshold	± (100 mV +3% of
Accuracy*	threshold setting)
Input	± 10 V about the
Dynamic	threshold
Range	
Maximum	± 40 V peak
Input Voltage	•
+5 V	1/3 amp maximum
Accessory	per pod
Current	
Channel	Each group of 34
Assignment	channels (a pod pair)
J	can be assigned to
	Analyzer 1, Analyzer 2
	or remain unassigned.

^[1] Please refer to HP 1664A Product Specifications and Characteristics on page 9.

^[2] Time may vary depending upon the mode of logic analyzer operation.

^{*} Warranted specification.

Maximum 100 MHz all models except HP 1664A, which is 50 MHz Slave to Slave to Clock Time [4] Minimum 4.0 ns Slave to Master to Slave to Master to Slave to Clock Time [4] Minimum 4.0 ns Slave to Master to Slave to Master to Slave to Master to Slave Clock Time [4] Minimum 4.0 ns Slave to Master to Slave to Master to Slave Clock Time [4] Minimum 4.0 ns Slave to Master to Slave to Master to Slave Clock Time [4] Minimum 4.0 ns Slave to Master to Slave t	ec max ed in mory data ne tag ch recon- aveform covered ry ries with pattern
State Speed* which is 50 MHz Channel HP 1660C, CS 136/68 Count [3] HP 1661C, CS 102/51 HP 1663C, CS 68/34 HP 1663C, CS 34/17 HP 1664A 34/17 Depth per Channel [3] State Clocks HP 1660C, CS 6 clocks HP 1661C, CS 6 clocks HP 1663C, CS 2 clocks HP 1663C, CS 2 clocks HP 1663C, CS 136/68 HP 1663C, CS 2 clocks HP 1663C, CS 6 clocks HP 1664C H	ec max ed in mory data ne tag ch recon- aveform covered ry ries with pattern
Channel Count [3] HP 1660C, CS 136/68 HP 1661C, CS 102/51 HP 1663C, CS 34/17 HP 1664A 34/17 HP 1664A 34/17 HP 1664A 34/17 Slave to Master Clock Time [4] Minimum 4.0 ns Slave to Master Clock Time [4] Transitional Timing Slave to Master Clock Time [4] Transitional Time Slave to Master Clock Time [4] Transitional Time Slave to Master Clock Time [4] Transitional Ti	ec max ed in emory data ne tag ch recon- eveform covered ry ries with pattern
Memory Depth per Channel [3] State Clocks HP 1660C, CS 6 clocks HP 1661C, CS 6 clocks HP 1661C, CS 6 clocks HP 1661C, CS 6 clocks HP 1663C, CS 2 clocks HP 1663C, CS 3 clocks HP 1663C, CS 2 clocks HP 1663C, CS 3 clocks HP 1663C, CS 3 clocks HP 1663C, CS 3 clocks HP 1663C, CS 4 clocks HP 1663C, CS 2 clocks HP 1663C, CS 3 clocks HP 1664A HP 1663C, CS 3 clocks HP 1664A HP 1664A HP 1664A HP 1664A HP 1663C, CS 3 clocks HP 1664A H	emory data ne tag ch recon- aveform covered ry ries with pattern
Depth per Channel [3] State Clocks HP 1660C, CS 6 clocks HP 1661C, CS 6 clocks HP 1661C, CS 4 clocks HP 1662C, CS 4 clocks HP 1663C, CS 2 clocks HP 1664A 2 clocks HP 1664A 2 clocks Clocks Clocks analyzers at any time, except for the 1663C, and 1664A models, which can have only one state or timing analyzer. Clock edges can be ORed together and operate in single phase, two-phase demultiplexing, or two-phase mixed mode. Clock edge is selectable as positive, negative, or both edges for each clock. State Clock State Clock The high or low of up to Qualifier State Clock Clocks and be ANDed or ORed with Available and provided the complex of the co	data ne tag ch recon- aveform covered ry ries with pattern
HP 1661C, CS 6 clocks HP 1662C, CS 4 clocks HP 1663C, CS 2 clocks HP 1664A 2 clocks Clocks can be used by either one or two state analyzers at any time, except for the 1663C, 1663CS, and 1664A models, which can have only one state or timing analyzer. Clock edges can be ORed together and operate in single phase, two-phase demultiplexing, or two-phase mixed mode. Clock edge is selectable as positive, negative, or both edges for each clock. State Clock Qualifier HP 1661C, CS 6 clocks HP 1663C, 3 4 clocks HP 1664A 2 clocks State Tag Count State Tag Resolution Time Tagging [5] Maximum Timing Speed [3] Maximum Timing Speed [3] Maximum Timing Speed [3] HP 1660C, CS Channel HP 1660C, CS Count [3] HP 1661C, CS HP 1664A Measures the time between stored states, relative to either the previous state or to the trigger. Max. time between states is 34.4 sec. Min. time between states is 34.4 sec. Min. time between states is 8 ns. State Clock Qualifier Time Tag Walue ## 1661C, CS 4 clocks ## 1064A 2 clocks ## 125 MHz/250 for changes in the number of qualified states between each stored states, count is 4.29 × 10 ⁹ ## 1063C, CS ## 1060C, CS ## 1060C, CS ## 1663C, CS ## 1660C, CS ## 1660C, CS ## 1663C, CS ## 1660C, CS ## 1663C, CS ## 1660C, CS ## 1660C, CS ## 1663C, CS ## 1660C, CS ## 1660C, CS ## 1663C, CS ## 1660C, CS ## 1663C, CS ## 1660C, CS ## 1660C, CS ## 1660C, CS ## 1663C, CS ## 1660C, CS ## 1660C, CS ## 1663C, CS ## 1660C, CS	recon- aveform covered ry ries with pattern
analyzers at any time, except for the 1663C, 1663CS, and 1664A models, which can have only one state or timing analyzer. Clock edges can be ORed together and operate in single phase, two-phase demultiplexing, or two-phase mixed mode. Clock edge is selectable as positive, negative, or both edges for each clock. State Clock Qualifier analyzers at any time, except for the 1663C, 1663CS, and 1664A models, which can have only one state or timing analyzer. Clock edges can be ORed together and operate in single phase, two-phase demultiplexing, or two-phase mixed mode. Clock edge is selectable as positive, negative, or both edges for each clock. State Clock Qualifier Time Tag Value	าดลเล
Count have only one state or timing analyzer. Clock edges can be ORed together and operate in single phase, two-phase demultiplexing, or two-phase mixed mode. Clock edge is selectable as positive, negative, or both edges for each clock. State Clock Qualifier Count State Tag Resolution Time Measures the time between stored states, relative to either the previous state or to the trigger. Max. time between states is 34.4 sec. Min. time between states is 8 ns. Time Tag Value Time Tag Value Time Tag Value Maximum Amaximum Maximum Amaximum Amaxi	
timing analyzer. Clock edges can be ORed together and operate in single phase, two-phase demultiplexing, or two-phase mixed mode. Clock edge is selectable as positive, negative, or both edges for each clock. State Clock Qualifier timing analyzer. Clock edges and be ANDed or ORed together and operate in single phase, two-phase mixed mode. Clock edge is selectable as positive, negative, or both edges for each clock. State Clock Qualifier Time Tag Resolution Time Time Tag Neasures the time Tagging [5] Measures the time HP 1660C, CS HP 1661C, CS HP 1662C, CS HP 1664A HP 1664A Sample Period [3] Time Covered by Data [3] 9.7 hrs./6.5 hrs maximum Maximum 34.4 s	
State Clock Qualifier State Clock Qualifier Ann Ded or O Red with Annual Paragina (Sont National Pa	136/68 102/51 68/34
mode. Ćlock edge is selectable as positive, negative, or both edges for each clock. State Clock Qualifier The high or low of up to ANDed or ORed with ANDed or ORed with the clock rate of the selectable as positive, negative, or both edges for each clock. The high or low of up to 4 of the 6 clocks can be ANDed or ORed with Value Time Tag Value Period [3] Time Covered by Data [3] 9.7 hrs./6.5 hrs maximum 8 ns to 34.4 seconds to 8 ns to 34.4 seconds to 9.7 hrs./6.5 hrs maximum Maximum 34.4 seconds to 8 ns to 9.7 hrs./6.5 hrs maximum	34/17 34/17
State Clock Qualifier The high or low of up to 4 of the 6 clocks can be ANDed or ORed with the clock or are in the clock. 34.4 sec. Min. time between states is 8 ns. 8 ns to 34.4 seconds ± (8 ns + 0.01% of time) Maximum 34.4 sec. Min. time between states is 8 ns. Maximum 34.4 sec. Min. time between states is 8 ns. Time Tag Value	
ANDed or ORed with Value ± (8 ns + 0.01% of time Maximum 34.4 s	
tay value)	
Setup/Hold* [4] one clock, 3.5/0 ns to 0/3.5 ns Time Tag Resolution Resolution 8 ns or 0.1% Whichever is greater) Between Transitions	
one edge (in 0.5 ns increments) Captured	
one clock, both edges (in 0.5 ns increments) 4.0/0 ns to 0/4.0 ns (in 0.5 ns increments) Conventional Data stored at selected	pat
multi-clock, 4.5/0 ns to 0/4.5 ns multi-edge (in 0.5 ns increments) Timing sample rate across all timing channels. [3] Full Channel /Half Channel Modes	
Maximum 250 MHz / 500 MHz [4] Specified for an input signal VH= - 0.9 slew rate = 1V/ns, and threshold = -1.	
State Clock Pulse Width* [4] Speed [3] [5] Time or-state-tagging (Count Time or or or state) is available in the full-channel state m	
Channel HP 1660C, CS 136/68 Minimum 10.0 ns Count [3] HP 1661C, CS 102/51 Master to HP 1662C, CS 68/34 Master Clock Time* [4] HP 1664A 34/17 Channel HP 1660C, CS 136/68 HP 1661C, CS 102/51 HP 1662C, CS 68/34 HP 1663C, CS 34/17 HP 1664A 34/17 * Warranted specification.	is halved s a pod pair

Data sample and glitch information is stored every sample period	Pattern Recognizers	Each recognizer is the AND combination of bit (0,1, or X) patterns in each label.	Greater than Duration (timing only)	Sample period 2-8 ns: 8 ns to 8.389 ms. Accuracy is –2 ns to +10 ns
125 MHz	Dattorn			Sample period > 8 ns
HP 1660C ,CS 68 HP 1661C, CS 51 HP 1662C, CS 34	Recognizers Pattern Width	HP 1660C, CS 136/68		(1 to 2 ²⁰) × sample period. Accuracy is -2 ns + sample period + 2 ns ± 0.01%
HP 1663C, CS 17 HP 1664A 17	(in channels) [3]	HP 1662C, CS 68/34	Less than Duration	Sample period 2-8 ns: 8 ns to 8.389 ms.
8 ns minimum, 8.38 ms maximum		HP 1664A 34/17	(timing only)	Accuracy is -2 ns to +10 ns.
3.5 ns	Pattern	Timing Modes: 13 ns +		Sample period > 8 ns: $(1 \text{ to } 2^{20}) \times \text{sample}$ period.
Sample Period – 1 ns	Recognizer Pulse Width	skew ≤ 125 MHz Timing		Accuracy is 2 ns + sample period – 2 ns ± 0.01%
2048 samples		+ 1 ns + channel-to- channel skew + 0.01%	Qualifier	A user-specified term that can be any state,
Sample Period × 2048: 16.3 µs minimum, 17.1 sec maximum	Range Recognizers	numerically between or on two specified pat- terns (ANDed combina-		no state, any recognizer, (pattern, ranges or edge/glitch), any timer, or the logical combina-
Time Interval Accuracy				tion (NOT, AND, NAND, OR, NOR, XOR, NXOR) of
± 0.01%	Range	2		the recognizers and timers.
2 no typical	J		Branching	Each sequence level has a branching qualifi-
				er. When satisfied, the
± (Sample Period + channel-to-channel skew + 0.01% of time interval reading)	Recognizers	edge on any channel. Edge can be specified as rising, falling or either.		analyzer will branch to the sequence level specified.
Sample Period 2-8 ns: 8.389 ms Sample Period > 8 ns:	Edge/Glitch Recognizers	2 (in timing mode only)		
1,048,575 × sample period	Edge/Glitch Width (in	HP 1660C, CS 136/68 HP 1661C, CS 102/51		
cifications	channels) [3]	HP 1662C, CS 68/34 HP 1663C, CS 34/17		
Trigger setups can be selected from a categorized list of trigger macros. Each macro is shown in graphical form and has a written description. Macros can be chained together to create a custom trigger sequence.	Edge/Glitch Recovery Time	HP 1664A 34/17 Sample Period 2-8 ns: e 28 ns Sample Period > 8 ns: 20 ns + sample period	[3] Full Channel /Hali * Warranted specif	
	information is stored every sample period 125 MHz HP 1660C, CS 68 HP 1661C, CS 51 HP 1662C, CS 34 HP 1663C, CS 17 HP 1664A 17 8 ns minimum, 8.38 ms maximum 3.5 ns Sample Period – 1 ns 2048 samples Sample Period × 2048: 16.3 µs minimum, 17.1 sec maximum al Accuracy ± 0.01% 2 ns typical, v3 ns maximum ± (Sample Period + channel-to-channel skew + 0.01% of time interval reading) Sample Period > 8 ns: 1,048,575 × sample period cifications Trigger setups can be selected from a categorized list of trigger macros. Each macro is shown in graphical form and has a written description. Macros can be chained together to create a custom	rinformation is stored every sample period 125 MHz HP 1660C ,CS 68 HP 1661C, CS 51 HP 1662C, CS 34 HP 1663C, CS 17 HP 1664A 17 8 ns minimum, 8.38 ms maximum 3.5 ns Sample Period – 1 ns Sample Period × 2048: 16.3 µs minimum, 17.1 sec maximum al Accuracy ± 0.01% Range Recognizers 2 ns typical, v3 ns maximum ± (Sample Period + channel-to-channel skew + 0.01% of time interval reading) Sample Period > 8 ns: 1,048,575 × sample period cifications Trigger setups can be selected from a categorized list of trigger macros. Each macro is shown in graphical form and has a written description. Macros can be chained together to create a custom Recognizers Pattern Width (in channels) Pattern Recognizers Pattern Width (in channels) Range Recognizers Range Recognizers Edge/Glitch Recognizers Edge/Glitch Width (in channels) [3]	information is stored every sample period 125 MHz HP 1660C, CS 68 HP 1660C, CS 51 HP 1662C, CS 34 HP 1663C, CS 17 HP 1664A 17 8 ns minimum, 8.38 ms maximum 3.5 ns Sample Period – 1 ns 2048 samples Sample Period × 2048: 16.3 µs minimum, 17.1 sec maximum al Accuracy ± 0.01% Range Recognizers Pattern width HP 1660C, CS 136/68 (in channels) HP 1661C, CS 102/51 HP 1663C, CS 34/17 HP 1664A 34/17 Minimum 250 MHz and 500 MHz Timing Modes: 13 ns + channel-to-channel skew + 0.01% Range Recognizer Pulse Width Recognizers Range Recognizers AND combination of bit (0,1, or X) patterns in each label. HP 1660C, CS 136/68 HP 1660C, CS 136/68 HP 1662C, CS 68/34 HP 1663C, CS 34/17 HP 1664A 34/17 Minimum 250 MHz and 500 MHz Timing Modes: 13 ns + channel-to-channel skew + 0.01% Recognizers Range Recognizers AND combination of bit (0,1, or X) patterns in each label. HP 1660C, CS 136/68 HP 1660C, CS 136/68 HP 1664C, CS 34/17 HP 1664A 34/17 Recognizers Range Recognizers Range Recognizers Range Width 32 channels Edge/Glitch Recognizers Edge/Glitch Recognizers Figger setups can be selected from a categorized list of trigger macros. Each macro is shown in graphical form and has a written description. Macros can be chained together or to create a custom Recognizers Rample Period > 8 ns: 20 ns + sample pe	information is stored every sample period 25 MHz Pattern 10 Recognizers

Occurrence Counters	Sequence qualifier may be specified to occur up to 1,048,575 times before Acquisition, Measurement and Display Functions			Labels	Channels may be grouped together and given a 6-character
	advancing to the next level. Each sequence level has its own counter.	Arming	Each analyzer can be armed by the Run key, the other analyzer, the oscilloscope (CS models only), or the Port In. [1]		name called a <i>label</i> . Up to 126 labels in each analyzer may be assigned with up to 32 channels per label.
Maximum Occurrence Count	1,048,575	Run	Starts acquisition of data in specified trace mode.		Trigger terms may be given an 8-character name.
Storage	Each sequence level	Stop	In single trace mode or	Measurem	ent Functions
Qualification (state only)	has a storage qualifier that specifies the states that are to be stored.		the first run of a repeti- tive acquisition, Stop halts acquisition and	Markers	Two markers (x and o) are shown as dashed lines in the display.
Maximum Sequencer Speed	125 MHz		displays the current acquisition data. For subsequent runs in repetitive mode, Stop	Time Intervals	The x and o markers measure the time interval between events occurring on one or
State Sequence Levels	12		halts acquisition of data and does not change current display.		more waveforms or states (available in state when time tagging is on).
Timing Sequence Levels Timers	Timers may be Started,	Trace Mode	Single mode acquires data once per trace specification; repetitive mode repeats single mode acquisitions until	Delta States	The x and o markers measure the number of tagged states between any two states (state
·····o··o	Paused, or Continued at entry into any sequence level after the first.		Stop is pressed or until pattern time interval or compare stop criteria are met.	Patterns	The x or o marker can be used to locate the nth occurrence of a
Timers	2	Trigger	Displayed as a vertical		specified pattern before or after trigger,
Timer Range	400 ns to 500 seconds		dashed line in the timing waveform, state waveform and X-Y		or after the beginning of data. The o marker
Timer Resolution	16 ns or 0.1% whichever is greater		chart displays and as line 0 in the state listing and state compare dis-		can also find the nth occurrence of a pattern before or after the x
Timer Accuracy	± 32 ns or ± 0.1%, whichever is greater		plays.		marker.
Timer Recovery Time	70 ns	Activity Indicators	Provided in the Configuration, State Format, and Timing	Statistics	x to o marker statistics are calculated for repetitive acquisitions. Patterns must be speci-
Data In to Trigger Out BNC Port	110 ns typical		Format menus for monitoring device-undertest activity while setting up the analyzer.		fied for both markers, and statistics are kept only when both pat- terns can be found in an acquisition.
					Statistics are minimum x to o time, maximum x to o time, average x to o time, and ratio of valid runs to total runs.

^{1]} Please refer to HP 1664A Product Specifications and Characteristics on page 9.

Compare Mode Functions	Performs post-process ing bit-by-bit comparison of the acquired state data and Compare Image data.	State X-Y Chart Display	Plots value of a speci- fied label (on y-axis) versus states or another label (on x-axis). Both axes can be scaled.	Displayed Waveforms	24 lines maximum on one screen. Up to 96 lines may be specified and scrolled through. SPA includes state
Compare Image	Created by copying a state acquisition into the compare image buffer. Allows editing of any bit in the Compare Image to a 1, X or O.	Markers	Correlated to State Listing, State Compare, and State Waveform displays. Available as pattern, time, or statis- tics (with time counting)	Performance Analysis	histogram, state overview and time interval measurements to aid in the software optimization process. These tools provide a
Compare Image Each channel (column) in the compare image can be enabled or disabled via bit masks in the Compare Image.		Accumulate	and states (with state counting on). Chart display is not erased between successive acquisitions.		statistical overview of your synchronous design. For additional information refer to HP 10390A System
	Upper and lower ranges of states (rows) in the compare image can be specified. Any data bits	State Waveform Display	Displays state acquisitions in waveform format.		Performance Analysis Software technical data sheet, pub no. 5091-7850E.
	that do not fall within the enabled channels	States/div.	1 to 1000 states.	Bases	Binary, Octal, Decimal,
	and the specified range are not compared.	Delay	- 8191 to + 8192 states.		Hexadecimal, ASCII (display only), User-
Stop	Repetitive acquisitions may be halted when	Accumulate	Waveform display is not erased between successive acquisitions.		defined symbols, two's compliment.
ivieasuremem	the comparison	Overlay	Multiple channels can	Symbols	
	between the current state acquisition and the current Compare Image	Mode	be displayed on one waveform display line.	Pattern Symbols	User can define a mnemonic for the specific bit pattern of a
Compare Mode Displays	is equal or not equal. Reference Listing display shows the Compare Image and	Displayed Waveforms	24 lines maximum on one screen. Up to 96 lines may be specified and scrolled through.		label. When data display is SYMBOL, mnemonic is displayed where the bit pattern occurs.
, ,	bit masks; Difference Listing display highlights differences between	Timing Waveform Display	Displays timing acquisition in waveform format.	Range Symbols	User can define a mnemonic covering a range of values. When
	the current state acquisition and the Compare Image.	Sec/div	1 ns to 1000 s; 0.01% resolution.		data display is SYMBOL, values within the speci- fied range are displayed
Data Entry/I	Display	Delay	- 2,500 s to + 2,500 s		as mnemonic + offset
Display Modes	State Listing, State Waveforms, State Chart, State Compare Listing,	Accumulate	Waveform display is not erased between successive acquisitions.	Number of Symbols	from base of range. 1000 maximum.
	Compare Difference Listing, Timing Waveforms, Timing Listing, interleaved time- correlated listing of two state analyzers (time tags on), and time-corre- lated State Listing with Timing Waveforms on the same display.	Overlay Mode	e Multiple channels can be displayed on one waveform display line. When waveform size set to large, the value represented by each waveform is displayed inside the waveform in the selected base.		

HP 1660C/CS-Series Oscilloscope Specifications and Characteristics [1]

General Info	ormation	Horizo
Model Numbers	HP 1660CS, 1661CS, 1662CS, 1663CS	Time Ba Range
Number of Channels	2	Time Ba Resolut
Maximum Sample Rate	1 GSa/s per channel	Maximu
Bandwidth [6] [10]	dc to 250 MHz (real time, dc coupled)	Negativ Acquisi Delay
Rise Time [7] [10]	1.4 ns	Maximu Positive
Vertical Resolution	8 bits	Acquisi Delay
Memory Depth	n8k samples	Time Int Measur
Oscilloscop	e Probing	Accurac [9] [10]
Input Coupling	ງ 1 MΩ: ac,dc 50 Ω: dc only	Oscillo
Input R [10]	$1M\Omega \pm 1\%$ $50\Omega \pm 1\%$	Trigger Range
Input C	~ 7pF	Trigger Sensitiv
Probes Included	Two HP 10430A probes; 10:1, 1 M Ω 6.5 pF	
Vertical (at E	BNC)	Trigger
Maximum Safe Input Voltage	1 MΩ : ±250 V 50 Ω : 5 V rms	Immedia
Vertical Sensitivity Range (1:1 Probe)	1 MΩ: ±250 V (ac + dc, <10 kHz) 50 Ω: 5 V rms	Edge
<u> </u>	Any integer ratio from 1:1 to 1000:1	Luge
Vertical (dc) Gain Accuracy [8]	± 1.25% of full scale	Pattern
dc Offset Range (1:1 probe)	± 2V to ± 250V (depending on the vertical sensitivity)	
dc Offset Accuracy [10]	± [1.0% of channel offset + 2.0% of full scale]	
Voltage Measurement Accuracy [10]	± [1.25% of full scale + offset accuracy + 0.016 V/div]	
Channel-to- Channel Isolation	dc to 50 MHz – 40 dB 50 MHz to 250 MHz – 30 dB	

Horizontal		Time-
Time Base Range	1 ns/div to 5 s/div	Patte
Time Base Resolution	20 ps \pm [(0.005% of Δ t) + (2 × 10 ⁻ 6 × delay setting) + 150 ps]	
Maximum Negative Acquisition Delay	 4 μs to – 40 s (depending on the sample rate) 	
Maximum Positive Acquisition Delay	16.7 ms to 2.5 ks (depending on sample rate)	Event
Time Interval Measurement Accuracy [9] [10]	\pm [(0.005% of Δ t) + (2×10 - 6 × delay setting) + 150 ps]	Auto-
Oscilloscop	e Triggering	
Trigger Level Range	Bounded within chan- nel display window	Mea Time
Trigger Sensitivity [10]	dc to 50 MHz: 0.063 × Full Scale 50 MHz to 250 MHz: 0.125 × Full Scale	Volta
Trigger Modes	i	Mark
Immediate	Triggers immediately after arming condition is met. (Arming condition is Run, Group Run, cross arming signal, or Port In BNC signal).	Autor Meas
Edge	Triggers on rising or falling edge from chan-	

nel 1 or 2.

Triggers on entering or

care (X) with respect to

the level settings in the

>1.75 ns in duration to

edge trigger menu. Patterns must be

be recognized.

exiting logical pattern specified across channels 1 or 2. Each channel can be specified as high (H), low (L), or don't Qualified Triggers on the exiting edge of a pattern which ern meets the user-specified duration criterion. Greater than, less than, or within range duration criterion can be used. Duration range is 20 ns to 160 ns. Recovery time after valid patterns with invalid duration is <12 ns. its Delay Triggers on the nth edge or pattern as specified by the user. Time-qualification is applied only to the 1st of n patterns. -Trigger Self-triggers if no trigger condition is found ~ 50 ms after arming. asurement Functions **Markers** Two markers (x and o) measure time intervals manually, or automatically with statistics. Two markers (a and b) ige measure voltage and cers voltage differences. matic Period, frequency, surements rise time, fall time, +width, -width, peakto-peak voltage, overshoot, and undershoot.

- [6] Upper bandwidth reduces by 2.5 MHz for every degree C above 35°C.
- [7] Rise time calculated as $t_{\Gamma} = \frac{0.35}{\text{bandwidth}}$
- [8] Vertical gain accuracy decreases 0.08% per degree C from software calibration temperature.
- [9] Specification applies at the maximum sampling rate. At lower rates, replace 150 ps in the formula with (0.15 × sample interval) where sample interval is defined as 1/sample rate.
- [10] Specifications (valid within $\pm\,10^{\circ}\text{C}$ of auto-calibration temperature)

HP 1660C/CS-Series Ordering Information

The HP 1664A Specifications and Characteristics

The HP 1664A is a low cost version of the HP 1660C/CS-series logic analyzer family. The HP 1664A has some specifications and characteristics that are different from the HP 1660C/CS Series of logic analyzers.

The HP 1664A:

- Supports a maximum of 50 MHz state acquisition
- · Supports all modes of timing analysis
- Weight 26 pounds (11.8 kg)
- Altitude To 15,000 ft (4,752 m)
- Boots from the floppy disk drive—it does not have flash ROM
- It cannot be upgraded to include an oscilloscope
- Channel count upgrades are not available
- The mouse and keyboard connectors are HP HIL standard
- For the optional keyboard order HP E2427A
- · It cannot be upgraded to a C model
- It does not support the HP B3740A software analyzer software
- It does not support the HP E2450A Symbol Download Utility
- It does not support the HP 10390A Software Performance Analysis Software
- · It does not have a hard disk drive
- · It cannot have a LAN port added

HP 1660C/CS Series Benchtop Logic Analyzers

HP 1660C	136-Channel 100-MHz State/500-MHz Timing
HP 1660CS	136-Channel 100-MHz State/500-MHz Timing with Integrated 2-Channel 1-GSa/s Oscilloscope
HP 1661C	102-Channel 100-MHz State/500-MHz Timing
HP 1661CS	102-Channel 100-MHz State/500-MHz Timing with Integrated 2-Channel 1-GSa/s Oscilloscope
HP 1662C	68-Channel 100-MHz State/500-MHz Timing
HP 1662CS	68-Channel 100-MHz State/500-MHz Timing with Integrated 2-Channel 1-GSa/s Oscilloscope
HP 1663C	34-Channel 100-MHz State/500-MHz Timing
HP 1663CS	34-Channel 100-MHz State/500-MHz Timing with Integrated 2-Channel 1-GSa/s Oscilloscope
HP 1664A	34-Channel 50-MHz State/500-MHz Timing

Logic Analyzer Probes

Every HP 1600-Series logic analyzer ships standard with a complete Probe Kit that contains all of the acquisition cables (p/n 01660-61605), lead sets (01650-61608), grabbers (5090-4356) and other accessories that you require for general purpose probing with your specific analyzer.

Additional HP 1660C/CS Series Product Options

Opt 015	Ethernet LAN interface [1]
Opt OB3	Add Service Manual
Opt 908	Rack Mount Kit
Opt UK9	Front Panel Cover
Opt W30	3-Year extended repair service
Opt W50	5-Year extended repair service
Opt OBF	Add Programming Manual

Accessory Software

HP B3740A	Software Analyzer
Opt AJ4	IBM, 3.5" Media/Documentation
Opt AAY	HP 9000 Series 700 Media/Documentation
Opt AAV	SUN (Solaris and SUN OS) Media/Documentation
Opt UDY	IBM Single User License
Opt UBY	HP 9000 Series 700 Single User License
Opt UBK	SUN (Solaris and SUN 0S) Single User License
HP 10391B	Inverse Assembler Development Package

Additional Ordering Information



HP E2469A [11]	eries Upgrades Upgrade HP 1660A/AS series to HP 1660C/CS series (includes
nr c2407A [11]	LAN capability—do not order additional HP E2472A)
HP E2460AS [11]	Upgrade to add two-channel 1-GSa/s, 250-MHz BW oscilloscope (this upgrade will also add the oscilloscope to HP 1660A series) (oscilloscope upgrade does not apply to
LID F0470A [44]	HP 1664A or 1670A series)
HP E2472A [11]	Upgrade to add LAN capability to HP 1660C/CS series (this upgrade does not apply to the HP 1664A)
HP E2460B [†] [11]	Upgrades HP 1661C/CS to 136-channel HP 1660C/CS model, option 001 upgrades channel count of HP 1662C/CS to 1660C/CS, option 002 upgrades channel count of HP 1663C/CS to 1660C/CS
HP E2461B [†] [11]	Upgrades HP 1662C/CS to 102-channel 1661C/CS model, option 001 upgrades channel count of 1663C/CS to 1661C/CS
HP E2462B [†] [11]	Upgrades HP 1663C/CS to 64-channel 1662C/CS model
HP E2427B	Add keyboard with DIN connector (PC style)
HP E2427A	Add keyboard with HIL connector (HP 1664A only)
State/Timing A	nalyzer Probes & Lead Sets
HP 5959-9333	Five grey probe leads for HP 1660X-Series
HP 5959-9334	Five short ground leads for HP 1660X-Series
HP 5959-9335	Five long ground leads for all state and timing
HP 01650-61608	16-Channel probe lead set for state and timing analyzers
HP 01650-63203	Termination adaptor for state and timing analyzers
HP 1810-1278	9-Channel IC termination (DIP)
HP 1810-1588	Termination IC SIP
HP 1251-8106	2×10 , 0. 1-inch center header (Similar to 3M p/n 2520-6002)
HP 5090-4356	Surface-mount grabbers (package of 20)
HP 5959-0288	Throughhole grabbers (package of 20)
Other Accesso	ries for HP Logic Analyzers
HP 1180B	Testmobile for HP 1660-series
HP 92199B	Power strip
HP 5041-9456	Front cover for HP 1660-series
HP 5062-7379	Rack mount kit for HP 1660 Series
Oscilloscope F	Probes and Accessories [1]
HP 10433A	10:1, 10 M Ω , 10 pF mini-probe, 2 m
HP 10437A	1:1, 50 Ω mini-probe, 2 m
HP 10439A	1:1, 1 M Ω , 64 pF mini-probe, 2 m
HP 10440A	100:1, 10 M Ω 2.5 pF mini-probe, 2 m
HP 10441A	10:1, 10 $M\Omega$, 9 pF mini-probe, 2 m
HP 1145A	Dual 10:1, 1.6pF, 1 M Ω active probe

For more information on Hewlett-Packard Test & Measurement products, applications or services please call your local Hewlett-Packard sales offices. A current listing is available via Web through Access HP at http://www.hp.com. If you do not have access to the internet, please contact one of the HP centers listed below and they will direct you to your nearest HP representative.

United States:

Hewlett-Packard Company Test and Measurement Organization 5301 Stevens Creek Blvd. Bldg. 51L-SC Santa Clara, CA 95052-8059 1 800 452 4844

Canada:

Hewlett-Packard Canada Ltd. 5150 Spectrum Way Mississauga, Ontario L4W 5G1 (905) 206 4725

Europe:

Hewlett-Packard European Marketing Centre P.O. Box 999 1180 AZ Amstelveen The Netherlands

Japan:

Yokogawa-Hewlett-Packard Ltd. Measurement Assistance Center 9-1, Takakura-Cho, Hachioji-Shi, Tokyo 192, Japan (81) 426 48 3860

Latin America:

Hewlett-Packard Latin American Region Headquarters 5200 Blue Lagoon Drive 9th Floor Miami, Florida 33126 U.S.A. (305) 267 4245/4220

Australia/New Zealand:

Hewlett-Packard Australia Ltd. 31-41 Joseph Street Blackburn, Victoria 3130 Australia 131 347 ext. 2902

Asia Pacific:

Hewlett-Packard Asia Pacific Ltd 17-21/F Shell Tower, Time Square, 1 Matheson Street, Causeway Bay, Hong Kong (852) 2599 7070

Technical information in this document is subject to change without notice.

5964-3664E Printed in the U.S.A. 11/95

^[1] Please refer to HP 1664A Product Specifications and Characteristics on page 9.

^[11] Upgrade includes cost of installation at a Hewlett-Packard Service Center. Upgrade is not customer installable.

[†] Channel count upgrades do not apply to the HP 1664A or the HP 1670A series.