![]() | ||||
![]() |
HP 16556D 68-Channel/100 MHz State/400 MHz Timing Logic Analyzer Module w/2M of acquisition memory
| |||
![[ Summary ]](/tmo/datasheets/Graphics/tab-summary-high.gif)
![[ Features ]](/tmo/datasheets/Graphics/tab-features-reg.gif)
![[ Specifications ]](/tmo/datasheets/Graphics/tab-specs-reg.gif)
![[ Key Literature ]](/tmo/datasheets/Graphics/tab-keylit-reg.gif)
![[ Ordering ]](/tmo/datasheets/Graphics/tab-ordering-reg.gif)
![[ Assistance ]](/tmo/datasheets/Graphics/tab-assistance-reg.gif)
Probes
Input Resistance: 100 kOhms +/- 2% Input Capacitance: ~8 pF Minimum Voltage Swing: 500 mV peak-to-peak Threshold Range: +/- 6.0 V adjustable in 50 mV increments
State Analysis
Setup/Hold Time: 0/3.5ns through 3.5/0 ns adjustable in 500 ps increments Maximum State Clock Rate: 100 MHz Minimum State Clock Width: 3.5 ns Max. Time Count betw. States: 34 seconds State Clock Qualifiers: 4
Timing Analysis
Sample Period Accuracy: 0.01% of sample period Channel to Channel Skew: 2 ns, typical Time Interval Accuracy: +/-(sample period + channel-to-channel skew + 0.01% of time interval reading) Minimum Detectable Glitch: 3.5 ns Maximum Timing Speed: 200 MHz, full channel/400 MHz, half channel
Triggering
Sequencer Speed: 100 MHz, maximum State Sequence Levels: 12 Timing Sequence Levels: 10 Pattern Recognizers: 8 Maximum Occurrence Counter: 1,048,575 Range Recognizers: 2 Range Width: 32 bits each Timers: 2 Timer Value Range: 400 ns to 500 seconds Glitch/Edge Recognizers: 2 (timing only)
HP 16556D 68-Channel/100 MHz State/400 MHz Timing Logic Analyzer Module
with 2 M acquisition memory
Opt 0B0 Delete manual set
Opt OB3 Service Manual
Opt OBF Programming Reference Manual
Opt W03 Convert to standard 3 mo. on-site warranty
Opt W30 3 Yrs of Customer Return Repair Service
Opt W32 3 Yrs Customer Return Calibration Service
Opt W34 3 Yrs Customer Return Stds Compliant Cal Service
Opt W50 5 Yrs of Customer Return Repair Service
Opt W52 5 Yrs Customer Return Calibration Service
Opt W54 5 Yrs Customer Return Stds Compliant Cal Service
State and Timing Modules for HP Logic Analysis Systems
| If you do not have the Adobe Acrobat Reader necessary for viewing PDF documentation, download your free Acrobat Reader now. |
|
To help you make the right instrument choices
Related HP 16500C Logic Analysis System Mainframe product datasheets:

Page Updated: Monday October 05 19:01:57 UTC 1998