HP 1664A 34-Channel Logic Analyzer

[ Summary ][ Features ][ Specifications ][ Key Literature ][ Ordering ][ Assistance ][ Related ]
State analysis without the state of confusion

Need to analyze timing and states, but don't have the patience for a complicated instrument? The HP 1664A logic analyzer will simplify your life with its sensibly organized menus, clear displays, and a graphical trigger setup that walks you through any triggering sequence. Popular microprocessors and buses are supported with hardware interfaces and easy-to-load configuration files.


[ Summary ][ Features ][ Specifications ][ Key Literature ][ Ordering ][ Assistance ][ Related ]


[ Summary ][ Features ][ Specifications ][ Key Literature ][ Ordering ][ Assistance ][ Related ]

     State and timing channels: 34

     Memory depth/channel: 
          4 k per channel, 8 k in half-channel mode


Timing analysis

     Conventional:            250 MHz all channels
                              500 MHz half channels
     Transitional:             25 MHz all channels
                              250 MHz half channels
     Glitch:                  125 MHz half channels
     Sample period accuracy:  ±0.01% of sample period
     Channel-to-channel skew: 2 ns typical, 3 ns max  
     Min detectable glitch:   3.5 ns

State analysis

     Maximum speed:             50 MHz
     State clocks/qualifiers:   2
     Setup/hold time:           0/3.5 ns through 3.5/0 ns,
                                 set in 500 ps increments
     Minimum state clock 
            pulse width:        3.5 ns
     Time tag resolution:       8ns or 0.1% 
                                 (whichever is greater)
     Maximum time count 
            between states:     34.4 s
     Max state tag count:       4.29 x 10^9 states

Triggering

     Sequencer speed           125 MHz, max.
     State sequence levels     12
     Timing sequence levels    10
     Max. occurence 
      counter value            1,048,575
     Pattern recognizers       10
     Range recognizers         2, each 32 bits wide
     Timers                    2
     Timer value range         400 ns to 500s
     Glitch/edge recognizers   2 (timing only)


Probes

     Input resistance        100 kohm +/-2%
     Input capacitance       ~8 pF
     Minimum voltage swing   500 mVp-p
     Threshold range         ±6.0 V, adjustable in 
                              50 mV increments                

Environmental characteristics

     Net Weight         11.8 kg (26 lbs)
     Size               218 mm H x 440 mm W x 367 mm D
                          (8.6 x 17.3 x 14.5 in)
     Warranty           1 year


[ Summary ][ Features ][ Specifications ][ Key Literature ][ Ordering ][ Assistance ][ Related ]

HP 1664A	34 Channel Logic Analyzer
   Opt 0B5	Quick-start training kit
   Opt W50	Additional 4 yr warranty (5 yr total)

HP E2427A	Keyboard kit

All orders include the following:

[ Summary ][ Features ][ Specifications ][ Key Literature ][ Ordering ][ Assistance ][ Related ]

The HP 1660E and 1670E-Series Benchtop Logic Analyzers ( PDF)

If you do not have the Adobe Acrobat Reader necessary for viewing PDF documentation, download your free Acrobat Reader now. Get Acrobat

[ Summary ][ Features ][ Specifications ][ Key Literature ][ Ordering ][ Assistance ][ Related ]
Additional help is a click away!

Want to talk to a knowledgeable engineer about this product at our HP Test and Measurement Call Center? Do you have a question you want to send in by e-mail? A measurement set-up you need to fax in? Follow the link above and you will be given a choice to contact an engineer by telephone, e-mail or fax.

This service is available only in the United States. For assistance outside the U.S., contact your local HP DIRECT or HP Sales Office.

[ Summary ][ Features ][ Specifications ][ Key Literature ][ Ordering ][ Assistance ][ Related ]



Privacy Statement    Use of this site indicates that you accept the Terms of Use
Contact HP Test & Measurement. (c) Copyright 1994 - 1998 Hewlett-Packard Company.

Page Updated: Thursday January 07 23:38:43 UTC 1999