HP E2444A Intel i386DX Preprocessor Interface


[ Summary ][ Features ][ Specifications ][ Ordering ][ Assistance ]

Product Summary

The Intel i386 DX preprocessor has three modes of operation. In state-per-bus mode, address and data are aligned and captured on the same state. All unnecessary wait and idle states are filtered out. Both pipelined and non-pipelined modes are supported. All queue flush instructions are marked.

In state-per-clock mode, address and data are captured on each CPU clock. This feature is useful in debugging system crashes.

In timing mode, all active buffers are tri-stated and data is sampled every 4 ns. This feature is used when accurate timing measurements are desired.


[ Summary ][ Features ][ Specifications ][ Ordering ][ Assistance ]

Product Features



[ Summary ][ Features ][ Specifications ][ Ordering ][ Assistance ]

Product Specifications

Microprocessor Compatibility

Intel i386 132-pin PGA, 25 and 33 MHz

Logic Analyzers Supported

HP 1650, 1652, 1654 HP 16510B, 16511B HP 16540 A/D and 16541 A/D HP 16542 HP 16554A, 16555A, 16556A HP 1660C, 1661C, 1662C, 1663C, 1664C

Pods Required

Five, 16-channel pods are required for complete state disassembly.

Adapters

All terminations are mounted on the pod; no termination adapters are required.

Signal Line Loading

15 pF on ADS and READY 8 pF on all other channels



[ Summary ][ Features ][ Specifications ][ Ordering ][ Assistance ]

Product Ordering Information

HP E2444A	Intel i386DX Preprocessor Interface

HP E2444A Preprocessor Interface for the Intel i386DX

If you do not have the Adobe Acrobat Reader necessary for viewing this documentation, download your Free Acrobat Reader now. Get Acrobat

All orders include the following:



[ Summary ][ Features ][ Specifications ][ Ordering ][ Assistance ]

To help you make the right instrument choices



Contact HP Test & Measurement. (c) Copyright 1994, 1995, 1996, 1997 Hewlett-Packard Company.

Page Updated: Thursday June 19 16:13:53 UTC 1997