

Users Guide

HP E2925A, HP E2970A, HP E2971A

PCI Bus Exerciser and Analyzer



**Revision 3.20.00
December 1996**

Copyright 1996, Hewlett-Packard Company. All rights reserved.
The HP E2925A is a product of Böblingen Instruments Division.

Notice

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MANUAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or direct, indirect, special, incidental or consequential damages in connection with the furnishing, performance, or use of this manual.

Hewlett-Packard assumes no responsibility for the use or reliability of its software on equipment that is not furnished by Hewlett-Packard.

This document contains proprietary information which is protected by copyright. All rights reserved. No part of this document may be photocopied, reproduced, or translated to another language without the prior written consent of Hewlett-Packard Company.

RESTRICTED RIGHTS LEGEND. Use, duplication, or disclosure by government is subject to restrictions as set forth in subdivision (c) (1) (ii) of the rights in Technical Data and Computer Software Clause at DFARS 252.227.7013.

Hewlett-Packard Co., 3000 Hanover Street, Palo Alto, CA 94304.

Microsoft, Visual C++, Windows and Windows NT are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

Hewlett-Packard GmbH
Boeblingen Instruments Division
W2, PL 24 Marketing
Herrenbergerstrasse 130
71034 Boeblingen
Germany

Chapter 1 Product Overview

- HP E2925A Key Features 22
- HP E2920 Series Product Structure..... 23
 - The HP E2925A Product and Product Options 24
 - C-Application Programming Interface (C-API) 24
 - Command Line Interface (CLI) 24
 - External Power Supply (Option 001)..... 24
 - Fast Host Interface (Option 002) 24
 - HP Logic Analyzer Adapter (Option 003)..... 25
 - Generic Logic Analyzer Adapter (Option 004) 25
 - The HP E2970A PCI Analyzer Graphical User Interface 25
 - The HP E2971A PCI Exerciser Graphical User Interface 25

Chapter 2 Using the Graphical User Interface

- Setting up a connection in the GUI 28
- Using the Analyzer GUI (E2970A)..... 29
 - Setting up the trigger and storage qualifiers 30
 - Setting up the trigger pattern..... 30
 - Setting up the storage qualifier..... 31
 - Selecting Protocol Rules..... 33
 - Viewing the Captured Data..... 33
 - Waveform Viewer..... 34
 - Bus Cycle Lister..... 36
 - Transaction Lister..... 38
- Using the Exerciser GUI (E2971A) 40
 - Setting up Master Transactions..... 42
 - Master Transaction Editor..... 42
 - Setting up Master Protocol Attributes 44
 - Master Attributes Editor..... 44
 - Setting up the conditional start pattern 46
 - Setting up the trigger pattern..... 46
 - Editing Internal Data Memory 48
 - Data Memory Editor 48
 - Setting up Configuration Space 50
 - Configuration Space Window 50

Setting up Target Address Space Decoders	51
Target Decoders Window	51
Setting up Target Protocol Attributes	52
Target Attribute Editor	52
Generating Interrupts	53
Interrupt Generator Window	53

Chapter 3 Using the Command Line Interface

Overview of the CLI.....	56
Command Line Interface Window.....	56
Display Area	56
Command Area	56
Commands	57
Using the built-in test functions.	58
Test Function Properties	58
Initiating the Test Run	58
Uploading the Test Results	59
Creating Master Transactions.....	60
Block Transfer	60
Programming Protocol Attributes.....	61
Generic Run Properties.....	62
Block Run	62
Complete Master Programming Example	63
Master Transaction Example	64

Chapter 4 Using the C-API

Opening and Closing the Connection to the Card.....	66
Sequence of C-API Function Calls.....	66
Handling Errors	66
Example	67
Creating Master Transactions.....	68
Block Transfer	68
Programming Protocol Attributes.....	69
Generic Run Properties.....	71

Block Run	71
Complete Master Programming Example	72
Master Transaction Example	73
Creating Target Transactions.....	75
Programming Target Protocol Behavior	75
Generic Run Properties.....	77
Setting-up and Enabling a Target Decoder	77
Programming a termination.....	78
Target Transaction Example	79
Triggering the Analyzer Trace Memory.....	81
Setting the Sample Qualifier (optional)	81
Setting the Trigger Pattern	81
Running the analyzer	81
Uploading captured data	81
Interpreting captured data.....	82
Programming the Analyzer.....	82
Programming the Protocol Observer	84
Setting the Observer Properties	84
Setting the Observer Mask.....	84
Running the Observer	84
Getting the Protocol Errors.....	84
Example	85
Communicating with the DUT using the host to PCI access functions.	87
Setting the Master Generic Properties	87
Preparing for the transfer	87
Performing the transfer	87
Example	87

Chapter 5 PCI Exerciser Overview

Hardware Overview.....	90
PCI Exerciser Runtime Hardware Overview	90
Master Block Memory	90
Master Block Property Registers	90
Master Attribute Memory	90
Master Statemachine.....	91

Master Conditional start.....	91
Data Path	91
Internal Data Memory	91
Decoders.....	91
Target Attribute Memory	91
Target Statemachine	91
PCI configuration space (programmable behavior)	91
PCI Expansion EEPROM	91
CPU	91
Master Operation.....	92
Hierarchical Run Concept.....	92
Master Block Transfer	94
Block Properties.....	94
Master Chained Blocks.....	95
Compare Utility	95
Master Programming.....	96
Graphical User Interface Programming.....	96
C-API Master Programming Model	96
.....	97
Master Protocol Attributes.....	98
What happens during a block execution	98
Master Protocol Attribute Programming Model Showing C-API Functions	101
Master Latency Timer.....	101
Master Conditional Start.....	102
Target Programming.....	103
Decoders and Internal Data Memory Model	103
Target Decoder Programming Model Showing C-API Functions	106
Target Protocol Attributes.....	107
Target Protocol Attribute Programming Model Showing C-API Functions	108
Configuration Space	109
Command Register Defaults.....	112
Status Register Defaults.....	113
Base Address Register Defaults.....	113
Host to/from PCI System Memory.....	116
Interrupt Generator	116
Power-Up Behavior	117
System Reset	118

BEST Board Reset.....	118
BEST Statemachine Reset	118
PCI Reset	118
Statemachine Reset Mode.....	118
Reset All.....	118

Chapter 6 PCI Analyzer Overview

Analyzer Overview.....	120
Protocol Observer	120
State Analyzer Trace Memory	120
Trigger& Storage Qualifier.....	120
External trigger.....	120
Heartbeat Trigger.....	120
Optional Logic Analyzer Connection.....	120
Protocol Observer	121
Pattern Terms.....	123
Bus Observer	123
Operators.....	124
C-API - Syntax Examples.....	124
Available Pattern Terms	124

Chapter 7 Bus Transaction Language Reference

How this chapter is organized	128
Bus Transaction Language Description.....	129
General Information Flow	129
Master Transaction Editor	130
Master Transaction Language Syntax.....	130
Syntax Description.....	131
Example	131
Master Attribute Editor	132
Example	132
Target Attribute Editor.....	133
Example	133
Bus Command	134

Master Transaction Commands:	134
Master Attribute Command:	134
Target Attribute Command:	134
Bus Command Parameters	135
Parameters which use a text identifier	135
Expressions	135
A Constant	136
An Identifier	137
Bus Command Reference	138
m_attr();	140
Optional Parameters for Protocol Control	140
Description	140
Example	140
m_block();	141
Required Parameters for Protocol Control	141
Optional Parameters	141
Description	141
Examples	141
m_data();	142
Optional Parameters for Protocol Control	142
Description	142
Example	142
m_last();	143
Optional Parameters for Protocol Control	143
Description	143
Example	143
m_xact();	144
Required Parameters for Protocol Control	144
Optional Parameters for Protocol Control	144
Optional Attributes, when set, then Default for the whole Block	144
Description	144
Examples	145
t_attr();	146
Optional Parameters for Protocol Control	146
Description	146
Example	146
Bus Command Parameter Reference	147

Block Attributes	147
Address Phase Attributes	147
Data Phase Attributes	148
aperr	149
Long Form of Parameter	149
Short Form of Parameter	149
Values	149
Default	149
Where Used	149
Description	150
Corresponding C-API Property	150
Example	150
attrpage	151
Long Form of Parameter	151
Short Form of Parameter	151
Values	151
Default	151
Where Used	151
Description	151
Corresponding C-API Property	151
Example	152
awrpar	153
Long Form of Parameter	153
Short Form of Parameter	153
Values	153
Default	153
Where Used	153
Description	153
Corresponding C-API Property	154
Example	154
busaddr	155
Long Form of Parameter	155
Short Form of Parameter	155
Values	155
Where Used	155
Description	155
Corresponding C-API Property	155

Example	155
buscmd.....	156
Long Form of Parameter.....	156
Short Form of Parameter.....	156
Values.....	156
Where used	157
Description.....	157
Corresponding C-API Property	157
Examples.....	157
byten	158
Long Form of Parameter.....	158
Short Form of Parameter.....	158
Values.....	158
Default	158
Where used	158
Description.....	159
Corresponding C-API Property	159
Examples.....	159
compflag	160
Long Form of Parameter.....	160
Short Form of Parameter.....	160
Values.....	160
Default	160
Where Used	160
Description.....	160
Corresponding C-API Property	160
Example	161
compofts	162
Long Form of Parameter.....	162
Short Form of Parameter.....	162
Values.....	162
Default	162
Where Used	162
Description.....	162
Corresponding C-API Property	162
Example	163
data	164

Long Form of Parameter	164
Short Form of Parameter.....	164
Values.....	164
Default	164
Where used	164
Description.....	164
Corresponding C-API Property	164
Examples.....	165
dperr.....	166
Long Form of Parameter	166
Shor form of Parameter	166
Value	166
Default	166
Where used	166
Description.....	166
Corresponding C-API Property	167
Example	167
dserr	168
Long Form of Parameter	168
Short Form of Parameter.....	168
Value	168
Default	168
Where used	168
Description.....	169
Corresponding C-API Property	169
Example	169
dwrpar.....	170
Long Form of Parameter	170
Short Form of Parameter.....	170
Value	170
Default	170
Where used	170
Description.....	171
Corresponding C-API Property	171
Example	171
intaddr.....	172
Long Form of Parameter	172

Short Form of Parameter.....	172
Values.....	172
Default	172
Where Used	172
Description.....	172
Corresponding C-API Property	172
Example	173
last	174
Long Form of Parameter.....	174
Short Form of Parameter.....	174
Values.....	174
Default	174
Where Used	174
Description.....	174
Corresponding C-API Property	174
Example	174
lock.....	175
Longform of Parameter.....	175
Shortform of Parameter	175
Value	175
Default	176
Where used	176
Description.....	176
Corresponding C-API Property	176
Example	177
nofdwords.....	178
Long Form of Parameter.....	178
Short Form of Parameter.....	178
Values.....	178
Default	178
Where Used	178
Description.....	178
Corresponding C-API Property	178
Example	178
relreq.....	179
Long Form of Parameter.....	179
Short Form of Parameter.....	179

Values.....	179
Default	179
Where Used	179
Description.....	180
Corresponding C-API Property	180
Example	180
stepmode.....	181
Long Form of Parameter	181
Short Form of Parameter.....	181
Values.....	181
Default	181
Where Used	182
Description.....	182
Corresponding C-API Property	182
Example	182
term.....	183
Long Form of Parameter	183
Short Form of Parameter.....	183
Values.....	183
Default	183
Where used	183
Description.....	184
Corresponding C-API Property	184
Example	184
waits.....	185
Long Form of Parameter	185
Short Form of Parameter.....	185
Values.....	185
Default	185
Where used	185
Description.....	185
Corresponding C-API Property	186
Example	186
waitmode	187
Long Form of Parameter	187
Short Form of Parameter.....	187
Values.....	187

Default	187
Where Used	188
Description.....	188
Corresponding C-API Property	188
Example	188
wrpar.....	189
Long Form of Parameter.....	189
Short Form of Parameter.....	189
Value	189
Default	189
Where used	189
Description.....	189
Corresponding C-API Property	189
Example	190

Chapter 8 Programming Reference

Objectives	192
C-API	192
Command Line Interface (CLI)	192
Conventions	192
Naming of Constants.....	192
Naming of Types.....	192
Naming of Function Calls.....	192
BestDevIdentifierGet ()	193
BestOpen ().....	194
port and portnum.....	195
BestRS232BaudRateSet ()	196
BestConnect ().....	197
BestDisconnect ()	198
BestClose ()	199
BestTestProtErrDetect ()	200
BestTestResultDump ()	201
BestTestPropSet ().....	202
b_testproptype.....	202
BestTestPropDefaultSet ()	204

BestTestRun ().....	205
testcmd.....	206
.....	206
BestMasterBlockPageInit ().....	207
BestMasterBlockPropDefaultSet ().....	208
BestMasterBlockPropSet ().....	209
b_blkproptype.....	210
BestMasterAllBlock1xProg ().....	212
BestMasterBlockProg ().....	214
BestMasterBlockRun ().....	215
BestMasterBlockPageRun ().....	216
BestMasterStop ().....	217
BestMasterAttrPageInit ().....	218
BestMasterAttrPtrSet ().....	219
BestMasterAttrPropDefaultSet ().....	220
BestMasterAttrPropSet ().....	221
b_mattrproptype.....	221
BestMasterAttrPropGet ().....	224
BestMasterAllAttr1xProg ().....	225
BestMasterAttrPhaseProg ().....	227
BestMasterAttrPhaseRead ().....	228
BestMasterGenPropSet ().....	229
b_mastergenproptype.....	230
BestMasterGenPropDefaultSet ().....	231
BestMasterGenPropGet ().....	232
BestMasterCondStartPattSet ().....	233
BestTargetGenPropSet ().....	234
b_targetgenproptype.....	235
BestTargetGenPropGet ().....	236
BestTargetGenPropDefaultSet ().....	237
BestTargetDecoderPropSet ().....	238
b_decproptype.....	239
BestTargetDecoder1xProg ().....	240
BestTargetDecoderPropGet ().....	241
BestTargetDecoderProg ().....	242
BestTargetDecoderRead ().....	243
BestTargetAttrPageInit ().....	244

BestTargetAttrPtrSet ()	245
BestTargetAttrPropDefaultSet ()	246
BestTargetAttrPropSet ()	247
b_tattrproptype	248
BestTargetAttrPropGet ()	249
BestTargetAllAttr1xProg ()	250
BestTargetAttrPhaseProg ()	251
BestTargetAttrPhaseRead ()	252
BestTargetAttrPageSelect ()	253
BestObsMaskSet ()	254
b_obsruletype	255
BestObsMaskGet ()	256
BestObsPropDefaultSet ()	257
BestObsStatusGet ()	258
b_obsstatustype	259
Accumulated Error Register and First Error Register (accuerr and firsterr)	259
.....	259
Observer Status Register (obsstat)	259
BestObsErrStringGet ()	260
BestObsRuleGet ()	261
BestObsStatusClear ()	262
BestObsRun ()	263
BestObsStop ()	264
BestTracePropSet ()	265
b_traceproptype	265
BestTracePattPropSet ()	266
b_tracepattproptype	266
BestTraceDataGet ()	267
BestTraceBitPosGet ()	268
b_signaltype	269
B_SIG_b_state	269
B_SIG_m_act	269
B_SIG_t_act	269
B_SIG_m_lock	269
B_SIG_t_lock	269
B_SIG_samplequal	269
BestTraceBytePerLineGet ()	270

BestTraceStatusGet ().....	271
b_tracestatustype.....	272
Trace Status Register	272
BestTraceRun ().....	273
BestTraceStop ().....	274
BestAnalyzerRun ().....	275
BestAnalyzerStop ().....	276
BestStaticPropSet ()	277
b_staticproptype.....	278
BestStaticWrite ().....	279
BestStaticRead ().....	280
BestStaticPinWrite ().....	281
BestCPUportPropSet ()	282
b_cpuproptype	283
BestCPUportWrite ().....	284
BestCPUportRead ().....	285
BestCPUportIntrStatusGet ().....	286
BestCPUportIntrClear ().....	287
BestCPUportRST ().....	288
BestConfRegSet ().....	289
BestConfRegGet ()	290
BestConfRegMaskSet ().....	291
BestConfRegMaskGet ()	292
BestExpRomByteWrite ()	293
BestExpRomByteRead ()	294
BestStatusRegGet ()	295
BEST Status Register	296
BestStatusRegClear ()	297
BestInterruptGenerate ().....	298
BestMailboxSendRegWrite ()	299
BestMailboxReceiveRegRead ()	300
BestPCICfgMailboxSendRegWrite ().....	301
BestPCICfgMailboxReceiveRegRead ()	302
BestDisplayPropSet ()	303
BestDisplayWrite ().....	304
BestPowerUpPropSet ()	305
b_puproptype	305

BestPowerUpPropGet ()	306
BestAllPropStore ()	307
BestAllPropLoad ()	308
BestAllPropDefaultLoad ()	309
BestDummyRegWrite ()	310
BestDummyRegRead ()	311
BestErrorStringGet ()	312
BestVersionGet ()	313
b_versionproptype	314
BestSMReset ()	315
BestBoardReset ()	316
BestBoardPropSet ()	317
b_boardproptype	318
BestBoardPropGet ()	319
BestHostSysMemAccessPrepare ()	320
BestHostSysMemFill ()	321
BestHostSysMemDump ()	323
BestHostIntMemFill ()	325
BestHostIntMemDump ()	326
BestHostPCIRegSet ()	327
b_addrspacetype	328
BestHostPCIRegGet ()	329

Chapter 9 Programming Quick Reference

Overview of Programming Functions	332
Initialization and Connection Functions	332
High Level Test Functions	332
Master Programming Functions	332
Target Behavior and Decoder Programming Functions.....	335
PCI Protocol Observer Functions	336
PCI Trace, Analyzer and External Trigger Functions	336
Port Programming Functions.....	337
Configuration Space, BEST Status, and Interrupt Functions	337
Mailbox and Hex Display Functions	338
Power Up Behavior Functions	339

Miscellaneous Functions	339
Host to PCI Access Functions	340
Return Values	341

Chapter 10 Control and Programming Interfaces

Overview	346
RS232 Controlling Interface	347
Fast Host (Parallel EPP) Controlling Interface	348
PCI Controlling Interface	349
Programming Register Layout.....	349

Chapter 11 DUT and Instrument Interfaces

Overview	352
Mailbox Registers.....	353
CPU Port	354
Overview.....	354
C-Lib Functions	354
Intel Compatible Interface	355
Signals.....	355
Chip Selects	356
Byte and Word Accesses.....	356
Reset.....	356
Write Timing.....	356
Static I/O Port.....	358
Static I/O Signals	358
Connector.....	358
Manufacturer	358
Drawing.....	358
Pin Layout.....	358
Drivers.....	359
Option 003/004 Logic Analyzer Adapter.....	359
LA connectors.....	360
External Trigger I/O	364
Drawing	364

Pin Layout..... 364

Chapter 12 Miscellaneous Interfaces

Overview 366

Reset Switch..... 366

LEDs..... 366

Hex Display..... 367

External Power 367

Chapter 1 Product Overview

 This chapter gives the product key features, and an overall product structure (product numbers and options).

This chapter contains the following sections:

“HP E2925A Key Features” on page 22.

“HP E2920 Series Product Structure” on page 23.

HP E2925A Key Features


- 32 Bit, 33MHz PCI device with programmable configuration space.
- Complete C-API programming interface
- Graphical User Interface control
- Command Line Interface control
- Programmable master protocol behavior (e.g. bursts and waits)
- Concurrent PCI target with programmable behavior (e.g. termination and waits)
- Programmable exception control (e.g. wrong parity,PERR#,SERR#)
- 64 kByte Expansion EEPROM
- 32k * 32 Bit onboard memory, accessible as PCI memory or I/O space. For simulation of larger memory this can be mirrored.
- Five programmable target decoders:
 - memory from 4k byte to 16M byte
 - I/O or memory from 16 byte to 64k byte.
 - 32 byte I/O or Configuration access to programming registers
 - Expansion EEPROM (256k byte)
 - Configuration Space decoder
- 32k state deep onboard logic analyzer
- All 32 bit PCI signals and statemachine outputs are stored in the onboard analyzer trace memory. Tracememory is controlled by a programmable trigger generator and sample qualifier, providing PCI logic analyzer capabilities.
- PCI protocol observer with 25 protocol rules according to spec 2.1
- All PCI signals are connected to expansion connectors for a piggyback board for performance measurements.
- Direct clock (no PLL), enables the system to operate in an environment with switched clock (power management mode).
- Pattern comparator and delay counter for conditional and timed master start

HP E2920 Series Product Structure

The HP E2920 Series product has a modular structure, which allows you to combine the hardware with different user interface and software blocks. This can be configured depending on your specific application.

The product structure also allows the different software blocks to be used with all hardware as it becomes available.

Figure 1 **Product Overview**



The HP E2925A Product and Product Options

The HP E2925A consists of :

- 32 Bit, 33 MHz PCI Exerciser and Analyzer card
- C-Application Programming Interface (C-API)
- Command Line Interface (CLI) for Windows 95/NT
- Software ID module to enable additional software product options
- Serial Cable
- Installation Guide

The following HP E2925A options are available:

- External Power Supply (#001)
- Fast Host Interface (#002)
- HP Logic Analyzer Adapter (#003)
- Generic Logic Analyzer Adapter (#004)

The following additional products may be used in conjunction with the HP E2925A

- E2970A PCI Analyzer Graphical User Interface
- E2971A PCI Exerciser Graphical User Interface

C-Application Programming Interface (C-API) The C-API is a library of C functions that provides a complete programming interface to the card. The compiled executable may run on the system under test communicating through the PCI bus, or run on an external controller communicating through RS-232 or Bi-directional Centronics.

Command Line Interface (CLI) The CLI provides the programmer with an interactive means of programming and controlling the card from the host. CLI commands can also be entered into a batch file to create a test. Nearly all C-API functions are available to the CLI.

External Power Supply (Option 001) This option provides an external power supply to prevent the card from drawing power from its slot.

Fast Host Interface (Option 002) This option includes an ISA Bi-directional Centronics interface card and cable for applications requiring high data upload/download throughput.

HP Logic Analyzer Adapter (Option 003) This option provides a daughter card with all onboard PCI analyzer signals and appropriate terminations for direct connection to an external HP logic analyzer.

Generic Logic Analyzer Adapter (Option 004) This option provides a daughter card with all onboard PCI analyzer signals and appropriate terminations for direct connection to an external HP logic analyzer.

The HP E2970A PCI Analyzer Graphical User Interface

The HP E2970A provides a Windows 95/NT user interface for the hardware on-board logic analyzer. It allows you to analyze PCI traffic through:

- set-up of triggering and storage qualification
- protocol observer
- waveform viewer
- bus cycle lister
- bus transactions lister

The HP E2971A PCI Exerciser Graphical User Interface

The HP E2971A provides a Windows 95/NT user interface for the hardware exerciser. It allows set-up of master and target transactions through:

- configuration space editor
- master data block transfer editor
- master protocol behavior editor
- master conditional start editor
- target address map editor
- target protocol behavior editor
- onboard data memory editor

Chapter 2 Using the Graphical User Interface

This chapter describes how to use the graphical user interface (GUI).

This chapter contains the following sections:

“Setting up a connection in the GUI” on page 28.


“Using the Analyzer GUI (E2970A)” on page 29.

“Using the Exerciser GUI (E2971A)” on page 40.


Setting up a connection in the GUI

The software installation creates a Windows Program
The standard GUI also provides some system setup windows. Before you can use the GUI to control the E2925A card, you must first configure the interface port you will use to communicate with the card.

- 1 From the Main Window Setup menu, select Testcard Configuration:



- 2 From the Testcard Configuration window, select the Host Interface port you are using:



PCI

The system under test is the Host controller and communicates using PCI bios calls.

RS232


Host is an external controller communicating over the serial interface.

Bi-directional Centronics


Host is an external controller communicating using the Fast Host Interface Card.

Using the Analyzer GUI (E2970A)

The E2970 Analyzer GUI can be used to set up trigger and storage patterns and to inspect the captured data. The first thing you will want to do is to define a trigger pattern and (optionally) a storage qualifier for the analyzer and specify the protocol rules to check.




Using the Analyzer GUI



Setting up the trigger and storage qualifiers

The trigger and storage qualifiers are set up from the Capture Window. This window is accessible from the Main Window by presing the Capt. Button.

Setting up the trigger pattern The analyzer may be triggered immediately or on a pattern.



To trigger the analyzer on a Pattern select the 'Pattern' radio button. Signals can have the following values:

- Individual Signals such as FRAME#
1, 0 or x(don't care).
- Buses (CBE3_0 and AD32)
decimal (default), hexadecimal (\h) or binary (\b). For example: 4, 4\h, 1101\b

Don't care terms (x) may be specified in hex and binary values. A don't care term can only appear at the end of AD32. For example a value of 1x10\b is valid for CBE3_0 and 0b8xx\h is valid for AD_32

- Bit fields (b_state and xact_cmd)


In addition to the above values these signals may have several terms ORed together, for example: 3 | 5\h | 0x00\b.

By default the analyzer is triggered on the first occurrence of the specified signal, but it may also be triggered on the absence of the trigger pattern for a specified number of cycles:

- 1 Select the 'Did not repeat within' radio button.
- 2 Enter a value in the 'Cycles' text field. This value must be a multiple of 256 cycles.

Setting up the storage qualifier Once the analyzer has been triggered all cycle may be captured or conditions may be specified. When Selected Transactions/States is selected cycles are stored if the following signals match the specified criterion:


- m_act - can be 1 (master state machine is active), 0 (master state machine inactive) or x (don't care).
- t_act - can be 1 (target state machine is active), 0 (target state machine inactive) or x (don't care).
- xact_cmd - specifies a transaction type. This may be a single decimal (default), hex (\h) or binary (\b, individual bits may have a don't care value) value or a combination of several values. For example '3 | 7\h | 0x00\b' would match every I/O write, Memory Write and Interrupt Acknowledge.



Idle Cycles and Wait Cycles may be suppressed by checking the relevant checkbox.

Selecting Protocol Rules

The Protocol Check window is accessible from the ‘Analyzer’ menu of the Main window.



Protocol rules may be selected in the Protocol Check window:

- Click in the mask field of a protocol rule to enable/disable it.
- Protocol violation checking can be disabled by selecting ‘Disable all’ from the Rule menu.
- Selecting ‘Enable all’ from the Rule menu to enable checking of all protocol rules.
- For a brief description of a particular rule double-click on the entry in the rule column.

For further information see the online help.


Viewing the Captured Data

Captured data may be viewed in the following windows:

- Waveform Viewer
- Bus Cycle Lister
- Transaction Lister


Also a summary of the protocol violations is presented in the Protocol Check window.

Waveform Viewer This window is accessible from the Main Window by clicking on the Wave button in the Main Window.



By default all available signals are displayed and multiple-bit signals are displayed in hex. To select signals to be displayed:

- 1 Open the Arrange Signals Window by selecting Arrange from the Signals Menu.



Display selected available signal

Do not display the selected signal

Select display format

- 2 Removed the signals you do not wish to view by selecting a signal from Displayed Signals List and pressing the left-arrow button.
- 3 Repeat the previous step for each signal you do not wish to view.
- 4 If you want to view a signal which is not currently displayed select the signal from the Available Signals list and press the right-arrow button.
- 5 Select the display format (Hex or decimal) for multiple-bit signals (e.g. AD32) by selecting the signal from the list of Displayed Signals and selecting the required format from the format
- 6 When are satisfied press OK to apply the changes.

Placing Markers:

- Use the Slider below the waveform display.
- Use the Marker spinners.
- Use the Buttons at the top of the Waveform Viewer window.
- Use the Markers menu.

For further information on each of these methods see the online help.

You may select the displayed range in the following ways:


- From the Time menu select Zoom In/Out
- From the Time menu select Zoom Around Markers to show the range between markers A and B.
- Select a zoom factor from the list box below the waveform display area.

- Use the buttons at the top of the Waveform Viewer Window.
- Cross-Reference with the Transaction Lister or Bus Cycle Lister.

For further information see the online help.

Bus Cycle Lister This window shows each phase of the captured data.

This window lists the captured bus cycles.



Searching for a specific pattern:

- 1 Select 'Find' from the Search menu.
- 2 In the 'Find String' dialog box, enter the string for which to search.

Searching for protocol violations:

Select 'Find Error' from the Search menu.

Cross-referencing with the other listers:

- 1 Select the desired range.
- 2 Press the 'Cross Ref.' button.

The selected range now appears in all of the open listers.

Saving captured data to file:

- 1 Select 'Save to file' from the file menu.
- 2 Enter a filename in the 'Save Waveform As' dialog box and click on 'OK'.


Loading captured data from a file:

- 1 Select 'Load from file' from the file menu.
- 2 Select a file in the 'Load Waveform' dialog box and click on 'OK'.

Exporting captured data to an ASCII file:

- 1 If you want to export a specific range, select that range.
- 2 Select 'Export file' or 'Export selected Range' from the file menu.
- 3 Enter a filename in the 'Export to File' dialog box and click on 'OK'.

Transaction Lister This window shows the captured transactions



Scrolling to the trigger transaction:

Click on the '->T' button.

Cross-referencing with the other listers:

- 1 Select the desired range.
- 2 Press the 'Cross Ref.' button.

The selected range now appears in all of the open listers.

Saving captured transaction to file:

- 1 Select 'Save to file' from the file menu.
- 2 Enter a filename in the 'Save Waveform As' dialog box and click on 'OK'.


Loading captured transactions from a file:

- 1** Select 'Load from file' from the file menu.
- 2** Select a file in the 'Load Waveform' dialog box and click on 'OK'.

Using the Exerciser GUI (E2971A)

The E2971 Exerciser GUI can be used to set up the master and target. For information on the Bus Transaction Language

Exerciser GUI Overview



The exerciser GUI can be used to:

Create Master Transactions

Present a PCI target

Master Transactions are created as follows:

- 1 Define 1 or more block transfers using the Bus Transaction Language ([see chapter Chapter 7, Bus Transaction Language Reference.](#)) in the [Master Transaction Editor](#)
- 2 Define protocol behaviour attributes for the block transfers in the [Master Attributes Editor](#). Protocol behaviour attributes may also be specified in the Master Transaction Editor.
- 3 Define data referenced by the int_addr parameter in the [Data Memory Editor](#).
- 4 Initiate a block run using the Exerciser Run Menu or the Run button


A PCI Target is set up as follows:

- 1 Define the values presented by the configuration space in the [Configuration Space Window](#).
- 2 Define the address space made available by the target in the [Target Decoders Window](#).
- 3 Define protocol behaviour attributes for the data transfers in the [Target Attribute Editor](#).

Setting up Master Transactions

The Master Transaction Editor. For background information on master programming see [Hierarchical Run Concept on page 92](#) and [Master Block Transfer on page 94](#).

Master Transaction Editor T.



The following example writes 8f458f42\h followed by 8f548f53\h memory address b8000\h.

```
{
```

Begin transaction block.

```
    m_xact(busaddr = b8000\h, cmd = mem_write);
```

Define a memory write transaction beginning at b8000\h.

```
    m_data(data = 8f458f42\h);
```

Define a data phase which places the value 8f548f53\h on the bus.

```
    m_last(data = 8f548f53\h);
```

Define last data phase of transaction which places the value 8f548f53\h on the bus.

```
}
```

Close transaction block

The following example specifies an address within internal data memory ([see “Editing Internal Data Memory” on page 48.](#)) and specifies the number of DWORDs (nod) to be transferred, instead of giving explicit data. For example, the following extract programs 1 master block transfer read of 28\h dwords, from video memory address 0xb8e60, to internal memory address 0, using the protocol attributes in attribute memory page ‘mypage’

```
{
  m_block(bad = b8e60\h, cmd = mem_read, intaddr = 0\h, nod = 28\h,
    attrpage = mypage);
}
```

attrpage=mypage refers to an attribute page defined in the [Master Attributes Editor](#).

The following example scrolls the screen. It assumes that master protocol attribute page ‘mypage’ has been defined in the Master Attributes Editor. This example may be run by ‘Run’ button in the main window, or by selecting Run Master from the ‘Exerciser > Run’ menu.


```
{
  m_block(bad = b8e60\h, cmd = mem_read, intaddr = 0\h, nod = 28\h,
    attrpage = mypage);
  m_block(bad = b8000\h, cmd = mem_read, intaddr = a0\h, nod = 3c0\h,
    attrpage = mypage);
  m_block(bad = b8000\h, cmd = mem_read, intaddr = 0\h, nod = 3e8\h,
    attrpage = mypage);
}
```

See also [Master Transaction Editor on page 130.](#)

Setting up Master Protocol Attributes

The Master Attributes Editor allows protocol attributes, which are used for master block transactions (m_block), to be defined.

Master Attributes Editor .



The following example defines an attribute page (mypage) with two data phases, which can be used in an m_block statement (mblock(..., attrpage = mypage);) ([see “Setting up Master Transactions” on page 42.](#)). when the end of an attribute page is reached during a master transaction, the master returns to the first attribute phase.

```
mypage = {
```

Begin protocol attribute page.

```
  m_attr(waits = 3);
```

Defines a protocol attribute phase with 3 wait states.

```
  m_attr();
```

Define an attribute phase with default values.

```
}
```

End attribute page.

The following extract programs 3 attribute phases, with increasing amount of wait states:


```
mypage = {  
    m_attr(w = 1);  
    m_attr(w = 3);  
    m_attr(w = 5);  
}
```

See also [Master Attribute Editor on page 132](#) and [“Master Protocol Attributes” on page 98](#).

Setting up the conditional start pattern

The trigger and storage qualifiers are set up from the Capture Window. This window is accessible from the Main Window by presing the Capt. Button.

Setting up the trigger pattern The master may be triggered immediately or on a pattern. To



trigger the master on a Pattern select the ‘Pattern’ radio button. Signals can have the following values:

- Individual Signals such as FRAME#
1, 0 or x(don’t care).
 - Buses (CBE3_0 and AD32)
decimal (default), hexadecimal (\h) or binary (\b). For example: 4, 4\h, 1101\b
- Don’t care terms (x) may be specified in hex and binary values. A don’t care term can only appear at the end of AD32. For example a value of 1x10\b is valid for CBE3_0 and 0b8xx\h is valid for AD_32
- Bit fields (b_state and xact_cmd)
- In addition to the above values these signals may have serveral terms ORed together, for example: 3 | 5\h | 0x00\b.


By default the exerciser is triggered on the first occurrence of the specified signal, but it may also be delayed for a specified number of cycles:

- 1 Select the 'Clockdelay' radio button.
- 2 Enter a value in the 'Cycles' text field. This value must be a multiple of 256 cycles.

Editing Internal Data Memory

see “Decoders and Internal Data Memory Model” on page 103. Internal data memory can be used by the master and target and is referenced by the int_addr parameter when used by the target. Target decoders allow access to this memory by enabling decoder 1 or 2 in the [Target Decoders Window](#).

Data Memory Editor Internal data memory is displayed in the Data Memory Editor on a



DWORD basis.

Editing a specific range:

- 1 Enter the dword-aligned start address in the ‘Start’ test field and press return.
- 2 Enter the dword-aligned end address in the ‘End’ test field and press return.

Saving data to a file:

- 1 Select 'Save As' from the file menu.
- 2 Enter a filename in the 'Save As' dialog box and click on 'OK'.

Loading data from a file:

- 1 Select 'Load' from the file menu.
- 2 Select a file in the 'Load' dialog box and click on 'OK'.

Downloading data hardware:

- 1 Select 'Download to HW' from the file menu or push the 'Download' button.


Uploading data from hardware:

- 1 Select 'Upload from HW' from the file menu or push the 'Upload' button.

Setting up Configuration Space

The value and programming mask of each register may be set in the Configuration Space window. The configuration space may be disabled in the [Target Decoders Window](#).

Configuration Space Window .



The base address of a target decoder (i.e. decoder 1, decoder 2, programming registers or expansion ROM) may be set in this window. Decoder 1, Decoder 2 and the programming registers correspond to base address registers 0, 1 and 2 respectively ([see “Decoders and Internal Data Memory Model” on page 103.](#)).

To allow decoder 2 to decode IO addresses 0xfce0 - 0xfcff enter the following for Base Address Register 1:

Contents: 0x0000fce1

Capabilities: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00001

[See also “Configuration Space” on page 109.](#)

Setting up Target Address Space Decoders

The target decoders map PCI memory and IO address space to resources, such as internal data memory, on the exerciser card. The configuration space presented by the exerciser can also be enabled/disabled from this window. When the target is read from, the data provided in the [Data Memory Editor](#) is used. Likewise data written to the target can be viewed in the Data Memory Editor by pressing the upload button.

Target Decoders Window

Target Decode					
File	Config.	BaAd 0	BaAd 1	BaAd 2	Exp. ROM
Enable	☒	☒	☒	☐	☐
Space	Config	Mem_32bit	IO	IO	Memory
Prefetchable		1			
Bus Base		00000000\h	00000000\h		00000000\h
Bus Size	256	4k	16	32	256kB
Decode Speed	Medium	Medium	same as Std 1	Medium	Medium
Int. Resource	Config + Prog. Regs + Mailbox	Data Mem.	Data Mem.	Prog. Regs + Mailbox	Exp. ROM
Int. Base	Config + Prog. Regs + Mailbox	00000\h	100000\h	Prog. Regs + Mailbox	Exp. ROM
Int. Size	64	128k	64k	32	64k

To make IO address space between 0xfce0 and 0xfcff available for reading and writing, do the following:


- 1 Enable decoder 2 and select IO address space in the 'Space' list box.
- 2 Select 64 in the Bus Size list box.
- 3 Use the [Configuration Space Window](#) to set the base address.

[See also "Decoders and Internal Data Memory Model" on page 103.](#)

Setting up Target Protocol Attributes

The Target Attributes Editor allows target protocol attributes to be defined.

Target Attribute Editor T.



The following example shows how wait states are inserted and how a data phase is terminated.

```
{
```

Begin attribute block.

```
    t_attr(w = 1);
```

Define a target attribute phase with with 1 wait state.

```
    t_attr(term = retry);
```

Define a target attribute phase which terminates with a 'retry'.

```
    t_attr(term = disconnect, waits = 4);
```

Define a target attribute phase which terminates with a 'disconnect' after 4 wait states.

```
}
```

End Attribute block.


The following example programs 4 attribute phases with increasing amounts of wait states:

```
{  
  t_attr(w = 3);  
  t_attr(w = 5);  
  t_attr(w = 7);  
  t_attr(w = 9);  
}
```

See also [Target Attribute Editor on page 133](#) and [Target Protocol Attributes on page 107](#).

Generating Interrupts

Interrupt Generator Window .



‘Assert’ asserts the specified interrupt line. ‘Deassert’ clears the interrupt.

[See also “Interrupt Generator” on page 116](#)

Chapter 3 Using the Command Line Interface

This chapter describes how to use the command line interface (CLI).

This chapter contains the following sections:

“Overview of the CLI” on page 56.

“Using the built-in test functions.” on page 58.


“Creating Master Transactions” on page 60.

Overview of the CLI

The CLI provides an interface to the C API which can be used for simple interactive testing.

Command Line Interface Window

This window is divided into two areas:



Display Area Each command typed in the command area or executed in a batch file is displayed here. Error messages and return values of functions are also displayed in this window.

Command Area Commands can be typed in this area and are executed when Return is pressed. Several commands separated by semicolons can be type on one line. The last 4 commands can be recalled by using the up-cursor and down-cursor keys. A recalled command can be edited and executed again by pressing Return.

Commands can be executed from a batch file by typing

do path

where *path* is the path and filename. If no path is specified the interpreter searches in the current directory. A batch file may be generated:

- using a text editor
- using command logging
- by copying typed commands and pasting them into the batch file

Successfully executed commands can be logged to a log file.

Commands

There are three types of commands:

C-API function calls

These are equivalent to the corresponding C-API functions, but aren't case sensitive. There is an abbreviation for each command. Parameter names are the same as those used in the C-API and abbreviations also exist. The general syntax of a function call is:

function-name parameter = value ...

Data passed to a function through a pointer can be typed:

pointername = &{ value_1, value_2, ..., value_n}

or redirected from a file:

pointername < filename

Data returned from a function through a pointer is returned in the display window by omitting the pointer parameter in the command, or may be redirected to a file:

pointername > filename

See the online reference manual for details of the C-API and the corresponding CLI commands.

Using the built-in test functions.

Using the built-in test functions involves the following steps:

- 1 Define the test properties
- 2 Defining protocol behavior attributes for the block transfer
- 3 Define the master generic properties
- 4 Initiating the test run
- 5 uploading the test results

Test Function Properties

The following test properties are used to control the built-in test functions:

- Bandwidth
- Blocklength
- Data pattern (random, fix, toggle)
- Compare data read with data written
- Protocol variation (light, medium, hard)
- Start address
- Number of bytest

Master Generic Properties can be used to control how data is transferred during the test run.

Initiating the Test Run

The following test commands are available:

- Protocol Error Detect
Set up the on-board logic analyzer to capture protocol violations.
- Traffic Make
Perform writes to the card's own target, thus consuming bandwidth.
- Write-Read/Write-Read-Compare
Perform writes and reads to a PCI memory resource specified by the start address. The function can optionally compare the data read with the data written.
- BlockMove
Copies a block of data from one PCI address to another.

- Read
Performs reads on the PCI bus.

Uploading the Test Results

The test results can be uploaded using the testrdump function. This saves the analyzer and observer status, including the trace memory contents.

```
testrdump file="c:\temp\xx.rpt"
```

The test functions are used as follows:

- 1 Call mstop to ensure that the master is not running.
- 2 Call testprpset once for each test property you want to change.
- 3 Call mgrpset once for each generic property you want to change.
- 4 Call testrun once to run the test with the specified command.
- 5 Call testrdump to get the results of the test run.

The following example performs writes and reads to system memory resource:

```
mstop

testprpset prop=start val=b8000\h
testprpset prop=nob val=160
testprpset prop=dpas val=dptoggle
testprpset prop=prot val=hard
testprpset prop=comp val=1
mgrpset prop=repmode val=infinite
testrun cmd=writeread
sregget
testrdump file="c:\temp\xx.rpt"
```

Creating Master Transactions

Generating master transactions from BEST involves the following steps:

- 1 Define 1 or more block transfers
- 2 Defining protocol behavior attributes for the block transfer
- 3 Define the master block run properties
- 4 Initiating the block run

Block Transfer

Block transfers are the basic programming constructs for generating master transactions. For more information on block transfers [see “Master Block Transfer” on page 94.](#)

To program a master block transfer

- 1 Call `mbpginit` once with the block page number you want to program. This page number is referenced by the master block run function.
- 2 Call `mbprpdefset` once, to set the preparation register to the defaults.
- 3 Call `mbprpset` once for each attribute you want to change in the preparation register
- 4 Call `mbprog` once to program the master block memory with the content of the preparation register. This automatically increments the programming pointer to the master block.
- 5 Repeat steps 3 and 4 for each line (address/data phase) you want to program.

For example, the following extract programs 1 master block transfer read of 28\h dwords, from video memory address 0xb8e60, to internal memory address 0, using the protocol attributes in attribute memory page 0x0 (default protocol attributes):

```
mbpginit page=01
mbprpdefset

mbprpset prop=bad val=b8e60\h
mbprpset prop=iad val=0
mbprpset prop=cmd val=memread
mbprpset prop=nod val=0x28
mbprpset prop=apage val=0x0
mbprog
```

Programming Protocol Attributes

For each data phase you can program the amount of waits, signal PERR#, signal SERR#, invert parity, force release of REQ#, specify if the phase is the last phase of a burst. Programmable address phase attributes are SERR#, address stepping and exclusive access. If the loop attribute is set the current page is repeated. For more information on attributes and there default values [see “b_mattrproptype” on page 221.](#)

Attribute memory page zero cannot be overwritten, and contains all default attributes values (zero), but with the loop bit set.

After power up, all attribute memories are programmed with zero, with the exception of loop bit which is set to one.

To program an attribute page:

- 1 Call mapginit once, with the attribute page number you want to program. This page number is referenced by the master block.
- 2 Call maprdefset once, to set the preparation register to defaults (no loop)
- 3 Call maprpset once for each attribute you want to change in the preparation register
- 4 Call maphprog once to program the attribute memory line with the content of the preparation register. This automatically increments the programming pointer to the next attribute memory line.
- 5 Repeat steps 3 and 4 for each line (address/data phase) you want to program. Remember to set the loop bit in the last line, in order to loop the structure.


For example, the following extract programs 3 attribute phases, with increasing amount of wait states :

```
mappginit page=01
maprdefset
maprpset prop=w val=1
maphprog
maprpset prop=w val=3
maphprog

maprpset prop=w val=5
maprpset prop=loop val=1
maphprog
```

This leaves the following in the preparation register and in master attribute memory

Preparation Register	Master Attribute Page 0x1	loop bit
loop bit=1, waits=5	Phase 1 = 1 master wait state	0
	Phase 2 = 3 master wait states	0
	Phase 3 = 5 master wait states	1
	(zero)	1



loop

This attribute page may then be used as follows:

```
mbprpset prop=apage val=1
mbprog
```

Generic Run Properties

Generic run properties define how block transfers are to be executed. The following example programs an immediate, single master transfer. Although the mode is immediate, it is started only after the run function is called.

```
mgprpdefset
```

The following example programs the master block to start after a trigger pattern is seen on the bus, and then runs indefinitely.

```
mgprpdefset
mgprpset prop=runmode val=wondelay
mcspset patt= "!FRAME & AD32==b8xxx\h"
mgprpset prop=repmode val=infinite
```

Block Run

To start the transactions on the bus either [BestMasterBlockRun \(\) on page 215](#), or [BestMaster-BlockPageRun \(\) on page 216](#) must be called. The block run function runs the master block that is currently defined in the preparation register. The page run function runs the specified page, which may contain one or more programmed blocks.

The following function call runs block page 1:

```
mbpgrun page=1
```

Complete Master Programming Example


The following example scrolls the screen, until mstop is typed. It can be restarted by typing

```
mbpgrun page=01
```

The example uses 5 protocol attribute phases using 1, 3, 5, 7 and 9 wait states repeatedly

It uses 3 master block transfers which are executed consecutively (chained).

Master Block Page 0x1



Block 0, performs a memory read of the last system video memory line to internal address 0.

Block 1, reads the rest of the video memory, into internal memory below the first line.

Block 3 writes the new internal memory video image, to system video memory.

Master Transaction Example

```
mapginit page=01
maprpdefset

    maprpset prop=w val=1
    maphprog
    maprpset prop=w val=3
    maphprog
    maprpset prop=w val=5
    maphprog
    maprpset prop=w val=7
    maphprog
    maprpset prop=w val=9
    maprpset prop=loop val=1
    maphprog

mbpginit page=01
mbprpdefset
    mbprpset prop=bad val=b8e60\h
    mbprpset prop=iad val=00
    mbprpset prop=cmd val=mem_read
    mbprpset prop=nod val=28\h
    mbprpset prop=apage val=1
    mbprog

    mbprpdefset
    mbprpset prop=bad val=b8000\h
    mbprpset prop=iad val=a0\h
    mbprpset prop=cmd val=mem_read
    mbprpset prop=nod val=3c0\h
    mbprpset prop=apage val=1
    mbprog

    mbprpdefset
    mbprpset prop=bad val=b8000\h
    mbprpset prop=cmd val=mem_write
    mbprpset prop=nod val=3e8\h
    mbprpset prop=apage val=1
    mbprog

mgprpdefset
mgprpset prop=runmode val = wondelay
mgprpset prop=repmode val=infinite
mbpgrun page=01
```


Chapter 4 Using the C-API

This chapter describes how to use the C application programming interface (C-API).

If you are using Microsoft Visual C++ Developer Studio, you will find a complete project template under the capi\samples in the installation directory. To create your own application it is recommended to copy this complete directory, and just enter your own application in file MAIN.C.

This chapter contains the following sections:

“Opening and Closing the Connection to the Card” on page 66.

“Creating Master Transactions” on page 68.

“Creating Target Transactions” on page 75.

“Triggering the Analyzer Trace Memory” on page 81.

“Programming the Protocol Observer” on page 84.

“Communicating with the DUT using the host to PCI access functions.” on page 87.

Opening and Closing the Connection to the Card

The first set of function calls in a C-API application establish a communication channel with the card. The last function call should close this communication channel.

Sequence of C-API Function Calls

- 1 If using the PCI Bus as the controlling interface port then:
Call [“BestDevIdentifierGet \(\)” on page 193.](#) ,this returns an identifier used in BestOpen().
- 2 Initialize Internal Structures and Variables for Interface Port
Function call [“BestOpen \(\)” on page 194.](#)
- 3 Set Baud Rate\ Identifier
If using the RS232 serial interface [“BestRS232BaudRateSet \(\)” on page 196.](#)
- 4 Establish Connection to Card, port has exclusive access to hardware
Function call [“BestConnect \(\)” on page 197.](#)
- 5 Application Code
This is where you enter your application code.
- 6 Disconnect, so port no longer has exclusive access, (other ports may now connect)
Function call [“BestDisconnect \(\)” on page 198.](#)
- 7 Close the session and deallocate memory
Function call [“BestClose \(\)” on page 199.](#)

Handling Errors

Nearly all C-API functions return an error code. The error code returned by a function call can be processed and the corresponding error string printed using function [BestErrorStringGet \(\) on page 312.](#) The recommended method of processing function call errors is shown below:

```
b_errtype status;  
b_handletype handle;  
  
status=BestOpen(&handle,B_PORT_RS232,B_PORT_COM1);  
if (status != B_E_OK)  
    {printf ("%s\n", BestErrorStringGet(status));return -1;}
```

For clarity, error handling is not shown in the following programming extracts.

Example

```

#include <stdio.h>
#include <mini_api.h>

int main ( )
{

    b_errtype status;
    b_handletype handle;

    b_charptrtype product_number;

    /*Initialize port internal structs and variables*/
    BestOpen(&handle,B_PORT_RS232,B_PORT_COM1);

    /*Establish Connection to card*/
    BestConnect ( handle );

    /*Set baud rate to 57600*/
    BestRS232BaudRateSet(handle,B_BD_57600);

    /* Application program goes in here, for example:*/
    /* Read product number from card BIOS:*/
    BestVersionGet (handle, B_VER_PRODUCT, &product_number);

    /* disconnect from the current port*/
    BestDisconnect (handle);

    /* close the session and deallocate memory*/
    BestClose(handle);
}

```

Creating Master Transactions

Generating master transactions from BEST involves the following steps:

- 1 Define 1 or more block transfers
- 2 Defining protocol behavior attributes for the block transfer
- 3 Define the master block run properties
- 4 Initiating the block run

Block Transfer

Block transfers are the basic programming constructs for generating master transactions. For more information on block transfers [see “Master Block Transfer” on page 94.](#)

The programming mechanism is very similar to programming attribute memory, however the memories are completely independent.

To program a master block transfer

- 1 Call [BestMasterBlockPageInit \(\)](#) once with the block page number you want to program. This page number is referenced by the master block run function.
- 2 Call [BestMasterBlockPropDefaultSet \(\)](#) once, to set the preparation register to the defaults.
- 3 Call [BestMasterBlockPropSet \(\)](#) once for each attribute you want to change in the preparation register
- 4 Call [BestMasterBlockProg \(\)](#) once to program the master block memory with the content of the preparation register. This automatically increments the programming pointer to the master block.
- 5 Repeat steps 3 and 4 for each line (address/data phase) you want to program.

For example, the following source code extract programs 1 master block transfer read of 28\h dwords, from video memory address 0xb8e60, to internal memory address 0, using the protocol attributes in attribute memory page 0x0 (default protocol attributes): (Note: no error handling is shown):

```
BestMasterBlockPageInit(handle, 0x01);
BestMasterBlockPropDefaultSet(handle);

BestMasterBlockPropSet(handle, B_BLK_BUSADDR, 0xb8e60);
BestMasterBlockPropSet(handle, B_BLK_INTADDR, 0x00)
```

```
BestMasterBlockPropSet(handle, B_BLK_BUSCMD, B_CMD_MEM_READ);
BestMasterBlockPropSet(handle, B_BLK_NOFDWORDS, 0x28);
BestMasterBlockPropSet(handle, B_BLK_ATTRPAGE, 0x0);
BestMasterBlockProg(handle);
```

Programming Protocol Attributes

Protocol attributes for a block transfer are defined within master attribute memory. This memory consists of 8k lines or phases which can be divided up into a maximum of 256 pages.

For more info on memory organization [see “Master Programming” on page 96.](#)

Protocol attributes are programmed on a per phase basis, where each attribute memory line corresponds to an address or data phase. Each attribute memory line contains a set of attributes for address phases and a set of attributes for data phases. If the current phase is an address phase, then the address attributes are used. If the current phase is a data phase then the address attributes are ignored, and the data phase attributes are used. For each data phase you can program the amount of waits, signal PERR#, signal SERR#, invert parity, force release of REQ#, specify if the phase is the last phase of a burst. Programmable address phase attributes are SERR#, address stepping and exclusive access. If the DOLOOP attribute is set the current page is repeated. For more information on attributes and there default values [see “b_mattrproptype” on page 221.](#)

Attribute memory page zero cannot be overwritten, and contains all default attributes values (zero), but with the loop bit set.

After power up, all attribute memories are programmed with zero, with the exception of DOLOOP bit which is set to one. This means any attribute page can be referenced from the master block command without disastrous consequences.

To program an attribute page:

- 1 Call [BestMasterAttrPageInit \(\)](#) once, with the attribute page number you want to program. This page number is referenced by the master block.
- 2 Call [BestMasterAttrPropDefaultSet \(\)](#) once, to set the preparation register to defaults (no loop)
- 3 Call [BestMasterAttrPropSet \(\)](#) once for each attribute you want to change in the preparation register
- 4 Call [BestMasterAttrPhaseProg \(\)](#) once to program the attribute memory line with the content of the preparation register. This automatically increments the programming pointer to the next attribute memory line.
- 5 Repeat steps 3 and 4 for each line (address/data phase) you want to program. Remember to set the

DOLOOP bit in the last line, in order to loop the structure.

For example, the following source code extract programs 3 attribute phases, with increasing amount of wait states (no error handling shown):


```
BestMasterAttrPageInit(handle, 0x01);
BestMasterAttrPropDefaultSet(handle);

/* First Address or Data Phase */
BestMasterAttrPropSet(handle, B_M_WAITS, 1);
BestMasterAttrPhaseProg(handle);

/* Second Address or Data Phase */
BestMasterAttrPropSet(handle, B_M_WAITS, 3);
BestMasterAttrPhaseProg(handle);

/* Third Address or Data Phase, and goto first */
BestMasterAttrPropSet(handle, B_M_WAITS, 5);
BestMasterAttrPropSet(handle, B_M_DOLOOP, 1);
BestMasterAttrPhaseProg(handle);
```

This leaves the following in the preparation register and in master attribute memory



This attribute page may then be used as follows:

```
BestMasterBlockPropSet(handle, B_BLK_ATTRPAGE, 0x1);
BestMasterBlockProg(handle);
```

Generic Run Properties

Generic run properties define how block transfers are to be executed. They define the run mode (immediate, with trigger pattern delay and/or CPU timer delay, and the delay values), the repeat mode (run the block once or indefinitely), and the latency timer.

Run properties are not programmed using a preparation register.

The following example programs an immediate, single master transfer. Although the mode is immediate, it is started only after the run function is called.

```
BestMasterGenPropDefaultSet(handle);
```

The following example programs the master block to start after a trigger pattern is seen on the bus, and then runs indefinitely.

```
BestMasterGenPropDefaultSet(handle);

BestMasterGenPropSet(handle, B_MGEN_RUNMODE, B_RUNMODE_WONDELAY);

BestMasterCondStartPattSet(handle, "!FRAME & AD32==b8xxx\\h");

BestMasterGenPropSet(handle, B_MGEN_REPEATMODE,
                        B_REPEATMODE_INFINITE);
printf("generic run property infinite programmed\\n");
```

Block Run

To start the transactions on the bus either [BestMasterBlockRun \(\) on page 215](#), or [BestMasterBlockPageRun \(\) on page 216](#) must be called. The block run function runs the master block that is currently defined in the preparation register. The page run function runs the specified page, which may contain one or more programmed blocks.

The following function call runs block page 1:

```
BestMasterBlockPageRun(handle, 0x01);
```


A program may wait until a transaction has completed as follows:

```
/* wait until master has stopped running*/
do
{
    BestStatusRegGet(handle, &statusreg); CHECK
}
while(!(statusreg & 0x01));
```

Complete Master Programming Example

The following example scrolls the screen, until a character is typed from the keyboard. The example uses 5 protocol attribute phases using 1, 3, 5, 7 and 9 wait states repeatedly. It uses 3 master block transfers which are executed consecutively (chained).

Master Block Page 0x1



Block 0, performs a memory read of the last system video memory line to internal address 0. Block 1, reads the rest of the video memory, into internal memory below the first line. Block 3 writes the new internal memory video image, to system video memory.

Master Transaction Example

```

#include <stdio.h>
#include <mini_api.h>

#define CHECK if (status != B_E_OK) {printf ("%s\n",
    BestErrorStringGet(status));return -1;}

int main ( )
{
    b_errrtype status;
    b_handletype handle;
    b_int32 statusreg;

    /* open the communication session to card */
    status=BestOpen(&handle,B_PORT_PARALLEL,B_PORT_LPT2); CHECK

    status=BestConnect (handle); CHECK

    /* Application program starts here */

    /* master block attribute page 0x01: set protocol behavior */
    status=BestMasterAttrPageInit(handle,0x01); CHECK
    status=BestMasterAttrPropDefaultSet(handle); CHECK

        status=BestMasterAttrPropSet(handle,B_M_WAITS,1); CHECK
        status=BestMasterAttrPhaseProg(handle); CHECK

        status=BestMasterAttrPropSet(handle,B_M_WAITS,3); CHECK
        status=BestMasterAttrPhaseProg(handle); CHECK

        status=BestMasterAttrPropSet(handle,B_M_WAITS,5); CHECK
        status=BestMasterAttrPhaseProg(handle); CHECK

        status=BestMasterAttrPropSet(handle,B_M_WAITS,7); CHECK
        status=BestMasterAttrPhaseProg(handle); CHECK

        status=BestMasterAttrPropSet(handle,B_M_WAITS,9); CHECK
        status=BestMasterAttrPropSet(handle,B_M_DOLLOOP,1); CHECK
        status=BestMasterAttrPhaseProg(handle); CHECK

    /* master block page 0x01, block 0: read last line to internal adress 0x00*/
    status=BestMasterBlockPageInit(handle,0x01); CHECK
    status=BestMasterBlockPropDefaultSet(handle); CHECK
    status=BestMasterBlockPropSet(handle,B_BLK_BUSADDR,0xb8e60); CHECK
    status=BestMasterBlockPropSet(handle,B_BLK_INTADDR,0x00); CHECK
    status=BestMasterBlockPropSet(handle,B_BLK_BUSCMD,B_CMD_MEM_READ); CHECK

```

```

status=BestMasterBlockPropSet(handle,B_BLK_NOFDWORDS,0x28); CHECK
status=BestMasterBlockPropSet(handle,B_BLK_ATTRPAGE,0x0); CHECK
status=BestMasterBlockProg(handle); CHECK
printf ("master block page 0x01 block 0 programmed\n");

/* master block page 0x01, block 1: read whole page to internal address 0xA0 */
status=BestMasterBlockPropDefaultSet(handle); CHECK
status=BestMasterBlockPropSet(handle,B_BLK_BUSADDR,0xb8000); CHECK
status=BestMasterBlockPropSet(handle,B_BLK_INTADDR,0xa0); CHECK
status=BestMasterBlockPropSet(handle,B_BLK_BUSCMD,B_CMD_MEM_READ); CHECK
status=BestMasterBlockPropSet(handle,B_BLK_NOFDWORDS,0x3c0); CHECK
status=BestMasterBlockPropSet(handle,B_BLK_ATTRPAGE,0x0); CHECK
status=BestMasterBlockProg(handle); CHECK
printf ("master block page 0x01 block 1 programmed\n");

/* master block page 0x01, block 2: write whole page to address 0xb8000 */
status=BestMasterBlockPropDefaultSet(handle); CHECK
status=BestMasterBlockPropSet(handle,B_BLK_BUSADDR,0xb8000); CHECK
status=BestMasterBlockPropSet(handle,B_BLK_BUSCMD,B_CMD_MEM_WRITE); CHECK
status=BestMasterBlockPropSet(handle,B_BLK_NOFDWORDS,0x3e8); CHECK
status=BestMasterBlockPropSet(handle,B_BLK_ATTRPAGE,0x0); CHECK
status=BestMasterBlockProg(handle); CHECK
printf ("master block page 0x1 block 0x02 programmed\n");

/* master generic run property: infinite run, conditional start */
status=BestMasterGenPropDefaultSet(handle); CHECK
status=BestMasterGenPropSet(handle, B_MGEN_RUNMODE, B_RUNMODE_WONDELAY);
CHECK
status=BestMasterCondStartPattSet(handle, "!FRAME & AD32==b8xxx\\h"); CHECK
status=BestMasterGenPropSet(handle,B_MGEN_REPEATMODE,
B_REPEATMODE_INFINITE); CHECK

/* master block run */
status=BestMasterBlockPageRun(handle,0x01); CHECK

printf ("Press any key\n"); getch ();

/* Stop master running */
status=BestMasterStop(handle); CHECK
/* disconnect the port from exclusive access*/
status=BestDisconnect (handle); CHECK

/* disconnect and close the session */
status=BestClose(handle); CHECK
}

```

Creating Target Transactions

Responding as a target to master transactions involves the following:

- 1 Programming Target Protocol Behavior
- 2 Defining Target Generic Run Properties
- 3 Setting-up and enabling a Decoder

Programming Target Protocol Behavior

Target protocol attributes for a block transfer are defined within target attribute memory. As with master attribute memory this memory consists of 8k lines or phases which can be divided up into a maximum of 256 pages. For more info on memory organization [see “Target Programming” on page 103.](#)

Protocol attributes are programmed on a per phase basis, where each attribute memory line corresponds to a target data phase. For each data phase you can program the amount of waits, signal PERR#, signal SERR#, invert parity and program type of termination. If the DOLOOP attribute is set the current page is repeated. For more information on attributes and there default values [see “b_tattrproptype” on page 248.](#)

Attribute memory page zero cannot be overwritten, and contains all default attributes values (zero), but with the loop bit set.

After an attribute page is programmed it can be selected.

After power up, all attribute memories are programmed with zero, with the exception of DOLOOP bit which is set to one. This means any attribute page can be referenced from the selected without disastrous consequences.

To program an attribute page:

- 1 Call [BestTargetAttrPageInit\(\)](#) once, with the attribute page number you want to program. This page number will be selected as the target attribute page after it has been programmed.
- 2 Call [BestTargetAttrPropDefaultSet\(\)](#) once, to set the preparation register to defaults (no loop)
- 3 Call [BestTargetAttrPropSet\(\)](#) once for each attribute you want to change in the preparation register

- 4 Call [BestTargetAttrPhaseProg \(\)](#) once to program the attribute memory line with the content of the preparation register. This automatically increments the programming pointer to the next attribute memory line.
- 5 Repeat steps 3 and 4 for each line (data phase) you want to program. Remember to set the DOLOOP bit in the last line, in order to loop the structure.
- 6 Call [BestTargetAttrPageSelect \(\)](#) to select the programmed attribute page as the target attribute page to use.

For example, the following source code extract programs 3 attribute phases, with increasing amount of wait states (no error handling shown):


```
/* Target block attribute page 0x01: set protocol behavior */
BestTargetAttrPageInit(handle, 0x01);
BestTargetAttrPropDefaultSet(handle);

BestTargetAttrPropSet(handle, B_T_WAITS, 3);
BestTargetAttrPhaseProg(handle);

BestTargetAttrPropSet(handle, B_T_WAITS, 5);
BestTargetAttrPhaseProg(handle);

BestTargetAttrPropSet(handle, B_T_WAITS, 7);
BestTargetAttrPropSet(handle, B_T_DOLOOP, 1);
BestTargetAttrPhaseProg(handle);
BestTargetAttrPageSelect(handle, 0x01);
```

This leaves the following in the preparation register and in target attribute memory



Generic Run Properties

Generic run properties define how block transfers are to be executed. They define the run mode (restart from the beginning of the page with every address phase or loop attribute page only at the end of the page) and whether the memory space and I/O space decoders are enabled.

The following example sets the target attribute structure to restart from the beginning of the page with every address phase and enables the memory space decoders.

```
/* Target generic run property */
BestTargetGenPropDefaultSet(handle);
BestTargetGenPropSet(handle, B_TGEN_RUNMODE,
                       B_RUNMODE_ADDRRESTART);
BestTargetGenPropSet(handle, B_TGEN_IOSPACE, 1);
```

The [“BestTargetGenPropDefaultSet\(\)”](#) function sets the target generic properties to their default values and [“BestTargetGenPropSet\(\)”](#) changes these values.

Setting-up and Enabling a Target Decoder

Decoder properties define how master accesses are decoded. They determine whether the decoder should respond to memory or I/O commands, the size of the decoded address space, the PCI base address and the decoding speed.

The following example sets up decoder 2 to decode I/O address space between 0xFCE0 and 0xFCFF with a medium speed.

```
//Set up and enable decoder 2
BestTargetDecoderPropSet(handle, 2, B_DEC_MODE, B_MODE_IO);
BestTargetDecoderPropSet(handle, 2, B_DEC_SIZE, 5);
BestTargetDecoderPropSet(handle, 2, B_DEC_BASEADDR, 0xFCE0);
BestTargetDecoderPropSet(handle, 2, B_DEC_SPEED, B_DSP_MEDIUM);
BestTargetDecoderProg(handle, 2);

//enable decoder
BestTargetGenPropSet(handle, B_TGEN_IOSPACE, 1);
```

The [BestTargetDecoderPropSet\(\)](#) function sets the target decoder property values and these values are programmed by [BestTargetDecoderProg\(\)](#). The calls to [BestTargetDecoderPropSet\(\)](#) may be replaced with a single call to [BestTargetDecoder1xProg\(\)](#) shown in the following example.

```
//Set up and enable decoder 1
status=BestTargetDecoder1xSet(handle, 2, B_MODE_MEM, 5, 0xFCE0,
                                     B_DSP_MEDIUM);
status=BestTargetDecoderProg(handle, 2);

//enable decoder
status=BestTargetGenPropSet(handle, B_TGEN_IOSPACE, 2);
```

Programming a termination

The target can be programmed to terminate a transaction by setting the [B_T_TERM \(term\)](#) target protocol attribute to a value other than B_TERM_NOTERM. The following example signals a target abort on the third data phase:

```
//Program Target Protocol Behavior
/* Target block attribute page 0x01: set protocol behavior */
status=BestTargetAttrPageInit(handle, 0x01);
status=BestTargetAttrPropDefaultSet(handle);

status=BestTargetAttrPropSet(handle, B_T_WAITS, 3);
status=BestTargetAttrPhaseProg(handle);

status=BestTargetAttrPropSet(handle, B_T_WAITS, 5);
status=BestTargetAttrPhaseProg(handle);

status=BestTargetAttrPropSet(handle, B_T_WAITS, 7);
status=BestTargetAttrPropSet(handle, B_T_TERM, B_TERM_DISCONNECT);
status=BestTargetAttrPhaseProg(handle);

status=BestTargetAttrPropSet(handle, B_T_WAITS, 5);
status=BestTargetAttrPropSet(handle, B_T_TERM, B_TERM_ABORT);
status=BestTargetAttrPhaseProg(handle); check

status=BestTargetAttrPropSet(handle, B_T_DOLLOOP, 1);
status=BestTargetAttrPhaseProg(handle);
status=BestTargetAttrPageSelect(handle, 0x01);
```

Target Transaction Example

This example makes I/O address space 0xFCE0 - 0xFCFF available for reading and writing. Data may be written to or read from this address space by writing a simple program on the DUT. For example, if the DUT is running DOS, the following code fragment may be typed in the debug utility:

```
- a
1D10:0100 mov dx, fce8
1D10:0103 mov ax, ff3c
1D10:0106 out dx, ax
1D10:0107
-
```

Alternatively the host to PCI access functions may be used to download code to the DUT ([see “Communicating with the DUT using the host to PCI access functions.” on page 87.](#)).

```
#include <stdio.h>
#include <mini_api.h>

#define CHECK if (status != B_E_OK) {printf ("%s\n", BestErrorString-
Get(status));return -1;}

int main ( )
{

    b_errtype status;
    b_handletype handle;

    /* open the communication session to card */
    status=BestOpen(&handle,B_PORT_RS232,B_PORT_COM1); CHECK

    status=BestConnect (handle); CHECK

    /* Application program starts here */

    //Disable memory space decoders while programming
    status=BestTargetGenPropSet(handle, B_TGEN_MEMSPACE, 0); CHECK

    //Program Target Protocol Behavior
    /* Target block attribute page 0x01: set protocol behavior */
    status=BestTargetAttrPageInit(handle,0x01); CHECK
    status=BestTargetAttrPropDefaultSet(handle); CHECK
```

```

status=BestTargetAttrPropSet(handle,B_T_WAITS,3); CHECK
status=BestTargetAttrPhaseProg(handle); CHECK

status=BestTargetAttrPropSet(handle,B_T_WAITS,5); CHECK
status=BestTargetAttrPhaseProg(handle); CHECK

status=BestTargetAttrPropSet(handle,B_T_WAITS,7); CHECK
status=BestTargetAttrPhaseProg(handle); CHECK

status=BestTargetAttrPropSet(handle,B_T_WAITS,9); CHECK
status=BestTargetAttrPropSet(handle,B_T_DOLoop,1); CHECK
status=BestTargetAttrPhaseProg(handle); CHECK
status=BestTargetAttrPageSelect(handle, 0x01); CHECK

/* Target generic run property */
status=BestTargetGenPropDefaultSet(handle); CHECK
status=BestTargetGenPropSet(handle, B_TGEN_RUNMODE,
B_RUNMODE_ADDRRESTART); CHECK

//Set up and enable decoder 2
status=BestTargetDecoderPropSet(handle,2,B_DEC_MODE,B_MODE_MEM);
CHECK
status=BestTargetDecoderPropSet(handle,2,B_DEC_SIZE,5); CHECK
status=BestTargetDecoderPropSet(handle,2,B_DEC_BASEADDR,0xFCE0);
CHECK
status=BestTargetDecoderProg(handle, 2); CHECK
//enable memory decoders
status=BestTargetGenPropSet(handle, B_TGEN_IOSPACE, 1); CHECK

/* disconnect and close the session */
status=BestDisconnect(handle); CHECK
status=BestClose(handle); CHECK
}

```


Triggering the Analyzer Trace Memory

Triggering the trace memory involves:

- 1 Setting the Sample Qualifier (optional)
- 2 Setting the trigger pattern
- 3 Running the analyzer
- 4 Uploading the captured data
- 5 Interpreting the captured data

Setting the Sample Qualifier (optional)

This means defining a pattern which is used to qualify each bus state to determine if the state is stored or not stored. If the sample qualifier pattern is true, then the state is stored in trace memory. This is done using the [BestTracePattPropSet \(\)](#) function with the B_PT_SQ property option. For example, the following sample qualifier stores all states:

```
BestTracePattPropSet (handle, B_PT_SQ, "1");
```

Setting the Trigger Pattern

Defines the bus pattern which triggers the storing of data in the analyzer trace memory: For example,

```
BestTracePattPropSet (handle, B_PT_TRIGGER, "!FRAME &
AD32==b8xxx\\h");
```

Running the analyzer

Enables the analyzer to start acquiring data:

```
BestAnalyzerRun (handle);
```

Uploading captured data

Upload data captured by the the analyzer to the host:

```
err = BestTraceDataGet(handle, disp_start, lines, data); CHECK
```

Interpreting captured data

Since future releases may provide captured data in a different format to the current format, [BestTraceBitPosGet\(\)](#) and [BestTraceBytePerLineGet\(\)](#) are provided to extract information from the captured data, for example:

```
err = BestTraceBytePerLineGet(handle, &bytes_per_line); CHECK
err = BestTraceBitPosGet(handle, B_SIG_AD32, &ad32_pos, &ad32_len);
CHECK
```

The above code fragment determines the number of bytes in each line (bus cycle) and determines the position and size of the AD_32 bus within the captured data. The following fragment determines if IRDY was asserted in a specific bus cycle:

```
err = BestTraceBitPosGet(handle, B_SIG_IRDY, &irdy_pos, &irdy_len);
if(data[i + irdy_pos/32]>>(irdy_pos%32)) & 1)
{
    printf("IRDY was asserted in cycle %d", i);
}
```

Programming the Analyzer

```
//
// Set up Pattern
//
printf("Enter trigger pattern (e.g. !FRAME: ");
gets(buffer);
if (*buffer)
{
    err = BestTracePattPropSet(handle, B_PT_TRIGGER, BUFFER); CHECK
}

//
// Run the Analyzer
//

err=BestAnalyzerRun(handle); CHECK

//
// Run some tests using the Master Transfers/Built-in test functions
//

// .....

//
// Upload trace data
```

```

//
err = BestTraceStatusGet(handle, B_TRC_STAT, &stat); CHECK
while ((stat & 3) != 3)
{
    // Analyzer hasn't triggered yet
    // or it hasn't stooped acquiring data.
}
err = BestAnalyzerStop(handle); CHECK
err = BestTraceStatusGet(handle, B_TRC_TRIG_POINT, &trig); CHECK
disp_start = trig - 3;
if (disp_start > trig) // check for unsigned int underflow
    disp_start = 0;
err = BestTraceDataGet(handle, disp_start, lines, data); CHECK

//
// Interpret the Trace Data
//

err = BestTraceBytePerLineGet(handle, &bytes_per_line); CHECK
err = BestTraceBitPosGet(handle, B_SIG_AD32, &ad32_pos, &ad32_len);
    CHECK
err = BestTraceBitPosGet(handle, B_SIG_CBE3_0, &cbe_pos, &cbe_len);
    CHECK
err = BestTraceBitPosGet(handle, B_SIG_FRAME, &frame_pos,
    &frame_len); CHECK
err = BestTraceBitPosGet(handle, B_SIG_IRDY, &irdy_pos, &irdy_len);
    CHECK
err = BestTraceBitPosGet(handle, B_SIG_TRDY, &trdy_pos, &trdy_len);
    CHECK
err = BestTraceBitPosGet(handle, B_SIG_DEVSEL, &devsel_pos,
    &devsel_len); CHECK
err = BestTraceBitPosGet(handle, B_SIG_STOP, &stop_pos, &stop_len);
    CHECK

printf(" AD\t C/BE\t CTRL\n");
for (i = 0; i < lines*bytes_per_line/4; i+=bytes_per_line)
{
    printf("%08lx %1lx \t %c%c%c%c%c\n",
        data[i + ad32_pos],
        ((data[i + cbe_pos/32]>>(cbe_pos%32)) & ((1<<cbe_len)-1),
        (((data[i + frame_pos/32]>>(frame_pos%32)) & 1) ? ' ' : 'F'), //FRAME
        (((data[i + irdy_pos/32]>>(irdy_pos%32)) & 1) ? ' ' : 'I'), //IRDY
        (((data[i + trdy_pos/32]>>(trdy_pos%32)) & 1) ? ' ' : 'T'), //TRDY
        (((data[i + devsel_pos/32]>>(devsel_pos%32)) & 1) ? ' ' : 'D'),
        //DEVSEL
        (((data[i + stop_pos/32]>>(stop_pos%32)) & 1) ? ' ' : 'S'), //STOP
    }
}

```

Programming the Protocol Observer

Programming the protocol observer involves:

- 1 Setting the Observer Properties
- 2 Setting the Observer Mask
- 3 Running the Observer
- 4 Getting the Protocol Errors

Setting the Observer Properties

[BestObsPropDefaultSet \(\)](#) sets the Observer Properties to their default values:

```
err = BestObsPropDefaultSet(handle); CHECK
```

Setting the Observer Mask

Define the protocol rules to ignore, for example:

```
err = BestObsMaskSet(handle, B_R_PARITY_1 | B_R_PARITY_2, 1);
```

This function is used to mask out individual protocol errors and is described in [BestObsMaskSet \(\) on page 254](#). For a definition of each error, [see “Protocol Observer” on page 121](#).

Running the Observer

The Observer may be run and stopped using [“BestObsRun \(\)”](#) and [“BestObsStop \(\)”](#) respectively:

```
err = BestObsRun(handle);  
// ... Run master transactions etc or run analyzer and wait for trigger  
err = BestObsStop(handle);
```

Getting the Protocol Errors

Determine if there were any errors:

```
err = BestObsStatusGet(handle, B_OBS_FIRSTERR, &value); CHECK
```

When a protocol error occurs, and it is not masked, the Observer Status Register (bit 2) is set, and the appropriate bit in the Accumulated error register is set. The following extract determines if error 'i' has occurred and prints the error:

```
err = BestObsStatusGet(handle, B_OBS_FIRSTERR, &value); CHECK
// ...
if (value & (1<<i))
{
    err = BestObsErrStringGet(handle, i, &errstring); CHECK
    printf("Protocol error: %s\n", errstring);
}
```

To translate the passed back value into a meaningful text string (see [section Accumulated Error Register and First Error Register \(accuerr and firsterr\) on page 259](#)), use function [BestObsErrStringGet\(\)](#).

Example

This example sets up and runs the protocol observer and prints a description of each protocol violation flagged by the protocol observer.

```
#define NO_OF_PROTOCOL_RULES 25
#define

err = BestObsPropDefaultSet(handle); CHECK
err = BestObsMaskSet(handle, B_R_PARITY_2, 1); CHECK
err = BestObsRun(handle); CHECK

// ...

// Run some transactions

// ...

err = BestObsRun(handle); CHECK
err = BestObsStatusGet(handle, B_OBS_OBSSTAT, &value); CHECK
if ((value & 4) == 0)
{
    printf("No protocol error occurred\n");
    return B_E_OK;
}
```

```
err = BestObsStatusGet(handle, B_OBS_FIRSTERR, &value); CHECK
for (i = 0; i < NO_OF_PROTOCOL_RULES; i++)
{
    if (value & (1<<i))
    {
        err = BestObsErrStringGet(handle, i, &errstring); CHECK
        printf("Protocol error: %s\n", errstring);
    }
}
```

Communicating with the DUT using the host to PCI access functions.

Communicating with the DUT using the host to PCI access functions involves:

- 1 Setting the Master Generic Properties
- 2 Preparing for the transfer
- 3 Performing the transfer

Setting the Master Generic Properties

The way data is transferred between the host and the DUT can be controlled using the master generic properties ([see “BestMasterGenPropSet \(\)” on page 229.](#)):

```
err = BestMasterGenPropSet(handle, B_MGEN_REPEATMODE,
                           B_REPEATMODE_SINGLE); CHECK
```

Preparing for the transfer

Defines the bus pattern which triggers the storing of data in the analyzer trace memory, For example:

```
BestTracePattPropSet (handle, B_PT_TRIGGER, “!FRAME &
                                             AD32==b8xxx\\h”);
```

Performing the transfer

Start transferring data between the host and system memory. [“BestHostSysMemFill \(\)”](#) and [“BestHostSysMemDump \(\)”](#) may be used to transfer data between the host and the DUT. These functions may be used to transfer validation code to the DUT. See also [Host to PCI Access Functions on page 340.](#)

```
BestHostSysMemFill(handle, bus_addr, NUM_BYTES, BLK_SIZE, buffer2);
```

Example

This example transfers random data to between the host and the video memory of the DUT

```
int i;
b_int8 buffer1[NUM_BYTES];
b_int8 buffer2[NUM_BYTES];
```

```
b_int32 bus_addr = 0xb8000;

//fill a buffer with random data
for (i = 0; i < NUM_BYTES; i++)
    buffer2[i] = rand();

err = BestMasterGenPropSet(handle, B_MGEN_REPEATMODE,
                           B_REPEATMODE_SINGLE); CHECK

// prepare for BestHostSysMemDump
err = BestHost SysMemAccessPrepare(handle, B_CMD_READ, BLK_SIZE);
                           CHECK
err = BestHostSysMemDump(handle, bus_addr, NUM_BYTES, BLK_SIZE,
                           buffer1); CHECK

// prepare for BestHostSysMemFill
err = BestHost SysMemAccessPrepare(handle, B_CMD_WRITE, BLK_SIZE);
                           CHECK
err = BestHostSysMemFill(handle, bus_addr, NUM_BYTES, BLK_SIZE,
                           buffer2); CHECK
```


Chapter 5 PCI Exerciser Overview

 This chapter gives a functionality overview of the of the exerciser part of the E2925A. This chapter contains the following sections:

“Hardware Overview” on page 90.

“Master Operation” on page 92.

“Master Programming” on page 96.

“Target Programming” on page 103.

“Configuration Space” on page 109.

“Host to/from PCI System Memory” on page 116.


“Interrupt Generator” on page 116.

“Power-Up Behavior” on page 117.

“System Reset” on page 118.

Hardware Overview

PCI Exerciser Runtime Hardware Overview



Master Block Memory This is part of the CPU RAM and stores the master block transfer properties. The CPU reads the contents of the Master Block Memory during the master block page run and sets the Master Block Property Registers.

Master Block Property Registers This contain the block properties of the current block transfer.

Master Attribute Memory Each memory location represents the protocol attribute set of one bus phase. The Master Attribute Memory is sequenced by the master itself. Master Attribute Memory is arranged in pages.

Master Statemachine Handles a block transfer with a protocol behavior specified by the attribute page.

Master Conditional start Delays the master block transfer until, a pattern term generated in the analyzer is true and **either** a programmable delay counter, clocked with the PCI clock expires **or** a programmable timer in the CPU expires.

Data Path Handles Read and Write accesses to/from the PCI Bus.

Internal Data Memory Shared resource for master and target accesses and can be setup as memory space, memory or I/O space and as a master data buffer.

Decoders Five independent decoders with programmable size and can be individually enabled/disabled:

- memory decoder
- memory or I/O decoder
- I/O decoder for the PCI programming registers
- Expansion ROM decoder
- Configuration Space

Target Attribute Memory Each address location contains a set of protocol attributes for one address or data phase. This memory is also organized into pages.

Target Statemachine Handles target accesses with the protocol behavior of the currently activated attribute page.

One branch of the target statemachine handles configuration accesses.

PCI configuration space (programmable behavior) As defined by PCI specification 2.1

PCI Expansion EEPROM 64k Byte onboard device ROM

CPU Handles the programming accesses from the external host, and runs linear block sequences.


Master Operation

Hierarchical Run Concept

The PCI master implements a hierarchical run concept, where a block transfer is the basic programming construct. The protocol behavior used during the block transfer is defined by an attribute memory page.

Table 1 Hierarchical Run Concept

PCI Level	Definition
Clock Cycle	smallest granularity of PCI protocol
Data Transfer	! IRDY# & ! TRDY# (real data transfer)
Data Phase	consists of one transfer and the waits before it
Transaction	An address phase + 1 or more data phases.
Block Transfer	1 or more number of transactions, from and to a linear address space
Block Page	a linear sequence of block transfers - chained blocks



A series of blocks can be executed by defining the blocks consecutively within a block page. This run level is called chained blocks. The highest level of run abstraction is to run a built-in test function.

Table 2 Run Levels

Run Level	Properties	Performed by	C-API function to start this level
Block Transfer	busaddr, intaddr, buscmd, byten, nodwords, attrpage	HW	BestMasterBlockRun () on page 215
Chained Blocks	block page	SW	BestMasterBlockPageRun () on page 216
Test	chained blocks	SW	See “High Level Test Functions” on page 332.

Each Run Level may be programmed to run once, or can be looped.

Master Block Transfer

A master block transfer is the basic programming level for creating traffic on the bus. It allows one or more transactions to or from a linear address space in real-time. A block transfer might need one or more transactions to complete, depending on the intended burst length and on target disconnects and retries.

Block Properties Master block properties remain constant for a complete block transfer. The following table lists the master block properties

Table 3 Master Block Transfer Properties

Property	Value	Description
cmd	0000\b to 1111\b	PCI bus command
addr	32 Bit	PCI bus address
nofdwords	1 to 32k	Number of transfers. The number of transferred bytes depend on the byte enables
byten	0000\b to 1111\b	PCI byte enables.
int_addr	00000\h to 1FFFC\h	Byte address offset of the BEST internal data memory. Only dword addresses are allowed.
attr_page	0 to 255	Page number of the master attribute page used for the block transfer
comp_flag	0(default) /1	When set, compare nofdwords data at int_addr with data at comp_offset
comp_offset	00000 to 1FFFC\h	Location of the compare data in the internal memory. As with int_addr this address is dword aligned.

Master Chained Blocks

Master chained blocks provide a means to execute a linear sequence of block transfers in a very fast sequence, thus being able to perform fast write/read of data blocks

The complete Master Block memory contains 16 pages, each with 16 possible block transfer entries. Pages are not limited to 16 blocks and may be programmed up to the size of master block memory if desired. A maximum of 256 master blocks is therefore possible.

The CPU executes each block within a blockpage in sequence. While a block is executed by the master, the CPU prepares the block property registers in the background. The latency between blocks therefore depends upon the numbers of transactions in the previous block.

Compare Utility

The onboard CPU provides a utility which compares two data blocks within the internal memory. This utility is controlled using the block properties

- internal address of the current block
- nofdwords are compared
- compare flag (yes/no)
- compare offset, which is the internal address of the compare block.

The results of a compare is flagged by the data compare error bit in the BestStatusRegister. This utility can be used to make data level tests with built-in checks.

Master Programming

The master may be programmed using either:

- PCI Exerciser Graphical User Interface (HP E2971A)
- C-API Interface
- Command Line Interface

Graphical User Interface Programming

Master bus transactions are programmed from the HP E2971A GUI using the Bus Transaction Language (BTL) editor. The BTL consists of several bus commands which are combined to create complete transactions. Protocol behavior is controlled by parameters in the bus commands.

For example, a burst of 3 data transfers to video memory:

```
send_video_data {  
    m_xact (addr=B8000\h, cmd=m_write);  
    m_data (data=86458642\h);  
    m_data (data=86458642\h);  
    m_last (data=86458642\h);  
}
```

C-API Master Programming Model

From the C-API, the master is programmed by setting up master transaction blocks. A master transaction block is defined as the transfer of a block of data to and from a linear address space. The basic properties of a master transaction block are therefore: bus command, BEST internal data memory address, PCI bus address, number of transfers, byte enable and protocol behavior attribute page. The protocol attributes for each transaction block are defined by master attributes. These can be programmed on a per phase basis.


For more information of available C-API master programming functions see:

[Master Programming Functions on page 332](#)

For more information on programming master transactions using the C-API see:

[Creating Master Transactions on page 68](#)


Master Programming Model Showing C-API Functions



Block page programming is organised in 128 pages with 16 blocks each. Page 0 is the default block used by internal functions. It cannot be programmed by the user. Block pages can be concatenated.

Master Protocol Attributes

Master protocol attributes provide control over the protocol used to execute a block transfer. The attribute memory is organized into 256 pages of 32 lines or phases. Each master attribute line corresponds to a data or address phase. These protocol attributes are associated to a block transfer using the attribute page number property in the master block.



Each master attribute memory location contains the control bits for one data and address phase. If the phase happens to be an address phase then the address attributes are used, the corresponding data phase attributes are then used for the first data transfer of the transaction.

Future exerciser hardware will have a maximum of 256 lines or phases each for master and target attributes, with mechanisms for repeating/ looping phases to maximize memory usage. If you wish to maintain compatibility with future exerciser hardware you should not use more than 256 protocol attribute phases/lines.

What happens during a block execution •

- The CPU starts the data path unit to prepare address, command and data pipeline for the transaction.
- It starts the master statemachine, which loads the attribute pointer with the attribute page start address.
- As soon as the master gets the data path ready signal, it pulls the REQ# line and after getting GNT# asserted it starts the transaction. It interprets the attribute bits and does the first data phase with the specified attributes.
- As soon as the first data has been transferred with IRDY# == 0 and TRDY# == 0, the attribute pointer

is incremented by one, so that it is pointing to the attribute bits of the next dataphase.

- If the master detects a 'last' bit set, it will release FRAME#, indicating that this will be the last data phase of the burst. The next phase then automatically starts with an address phase.
- If the attribute pointer sees the loop bit set, it reloads the page start address again, thus looping the structure.

Table 4 Master Address Phase Attributes

Protocol Attribute	Values	Description
aperr	0 (default) / 1	Forces SERR# active, to simulate a reported wrong parity in the address phase.
awrpar	0 (default) / 1	Inverts the PAR signal for the address phase, forcing wrong parity
stepmode	stable (default) toggle	- Normal address phase - Performs 4 address steps, with toggling address values
lock	no (default)	Normal access
	lock	Try an exclusive access
	hide_lock	Keeps LOCK# asserted during the address phase, in order to simulate an access to a previously locked target from a different master.


Table 5 Master Data Phase Attributes

Protocol Attribute	Values	Description
waits	0 (default) to 31	numbers of waits in the data phase
dperr	0 (default) / 1	Forces PERR# active, to simulate a reported wrong parity in the data phase.
dserr	0 (default) / 1	Forces SERR# active.
dwrpar	0 (default) / 1	Inverts the PAR signal for the data phase, forcing wrong parity
waitmode	stable (default) toggle	- Normal data phase, where waits are determined by the waits attribute - Performs 4 data steps, with toggling data value
last	0 (default) / 1	Forces the master to end the burst
rel_req	0 (default) / 1	Releases REQ#
do_loop	0 (default) / 1	The attribute structure will start from the page beginning in the next phase

Master protocol attributes are programmed using:

- Bus Transaction Language command parameters (HP E2971A)
- C-API Master Protocol Behavior functions

Master Protocol Attribute Programming Model Showing C-API Functions



Master Latency Timer

The master latency timer is used to ensure the BEST master cannot hold the bus indefinitely. The latency timer starts counting down (clocks) from the assertion of FRAME#, if the counter gets to zero **and** GNT# has been taken away, the master must release the bus.

The latency timer value is stored in Config Space offset 0D\h. The latency timer properties are programmed using:

- Exerciser>PCI Config>Detail in the exerciser GUI
- C-API function [BestMasterGenPropSet \(\) on page 229](#)

Table 6 Latency Counter

Property	Values	Description
mode	on / off (default)	Switches the latency counter on/off
counter	8Bit	

Master Conditional Start

Master conditional start is used to delay the programmed master action run until a specified pattern appears on the PCI bus. After the pattern occurs, the block run may be further delayed by a specified amount of clock cycles or a time in milliseconds.

This feature can be used to synchronize master actions to bus events.

For detailed description of pattern terms please refer to the PCI analyzer chapter (Trigger input can also be used as a pattern)

Master conditional start is programmed using:

- Exerciser>Master Cond Start in the Exerciser GUI (HP E2971A)
- C-API function [BestMasterGenPropSet \(\) on page 229](#)

Table 7 Master Conditional Start Run Mode Values

Property	Values	Description
runmode	immediate (default)	Start master action unconditionally
	wait_on_ctr	Start master after conditional start pattern occurs and the delay counter expires

Table 8 Delay Counter and Timer


Property	Values	Description
delay	16Bit (PCI Clock Cycles)	Delay between pattern occurring and master start.

Target Programming

Decoders and Internal Data Memory Model

The onboard 128k byte memory can be used for the following:

- master data buffer
- target resource for the memory decoders
- target resource for the programmable memory or I/O decoder



The host to PCI download buffer is an area of memory that can be reserved for host to PCI system memory functions. [See “Host to PCI Access Functions” on page 340.](#)

Table 9 Decoders & Associated Memory Resources

Decoder	Size (Bytes)	Address Space	Base Address	Internal Memory Address	Protocol Behavior	decode speed
1	4k to 16 M	memory	Base Address Register 0 (config space)	00000\h	Determined by target attributes	medium or slow
2	64 to 64k	memory	Base Address Register 1 (config space)	10000\h	Determined by target attributes	medium or slow
	16 to 64k	I/O	as above	as above	as above	as above
3	32	I/O	Base Address Register 2 (config space)	programming and mailbox registers	fixed, disconnect in each cycle	medium
7	256k	mem	Expansion ROM Base Address Register (config space)	Expansion ROM	fixed, disconnect in each cycle	medium
8	256	config	IDSEL	Configuration Space Header & user config space	fixed, disconnect in each cycle	medium

Decoder 1 can be set-up to decode the complete 128k. The PCI address is defined by base address register 0 (configuration space offset 10\h). If decoder_1 is programmed to a size larger than 128k, the memory will be mirrored.

Decoder 2 can be set-up to decode the top 64k bytes. The PCI address is defined by base address register 1 (configuration space offset 14\h). Note that this memory resource starts in the middle of the card internal memory (offset 10000\h).

Decoder 3 decodes 32 bytes of IO address space for accessing mailbox and onboard programming registers. This decoder is used when using the PCI bus as a controlling interface, using the DUT as the host computer. The PCI address is defined by base address register 2 (configuration space offset 18\h). For more information on Programming Register layout please refer to [“PCI Controlling Interface” on page 349.](#) The mailbox and programming registers are already accessible through the configuration space. Decoder 3 provides another access mechanism through I/O space.

Decoder 7 decodes the onboard expansion EEPROM (or Device ROM). The Device ROM may be used as Code ROM in validation platforms. The PCI address is defined by the Expansion ROM BASE Address register (configuration space offset 30\h). The decoder size of 265kBytes is fixed. A 64KByte EEPROM is used and memory accesses above 64K are mirrored

NOTE: The upper 1Kbyte is used for internal purposes and should not be used.

Decoder 8 decodes Configuration Space accesses.


When the decoder is enabled, the size of the decoded address space is used to set the RO/RW programming mask of the corresponding Base Address Register. For example, when decoder 3 is enabled, the first 5 bits are set to RO automatically. Then during system configuration, the system can then automatically determine the size of the address space for this decoder.

NOTE: It is up to the user to write a valid start address in the base address register. This address must be on a boundary consistent with the size of the decoder.

The decoders are programmed using:

- Exerciser>Target Address Map... in the Exerciser GUI
- C-API function [BestTargetDecoderPropSet \(.\) on page 238](#)

Target Decoder Programming Model Showing C-API Functions



The [BestTargetDecoderProg \(.\)](#) function checks that the property values in the target decoder preparation register are consistent with the specified decoder. Consistency is ensured between decoder settings and corresponding bits in the command register and the base address registers of the configuration space.

Target Protocol Attributes

Target protocol attributes provide control over the targets protocol behavior with a dataplane granularity. Target protocol attributes are programmed the same way as master protocol attributes. Like master attribute memory, the target attribute memory is organized into 256 pages of 32 lines or phases, where each line corresponds to a target address or data phase. Once the attribute page is programmed, the page must be activated. Then all accesses decoded through decoder 1 or decoder 2, will use the activated attribute page for protocol behavior.

The attribute page can be programmed from the C-API or from the user interface (HP E2971A). If using the user interface then this is done using the target attributes editor.


Table 10 Attribute Modes

Property	Values	Description
attr_mode	sequential	Sequential execution of target attributes. Leads to random target behavior with respect to the master accesses.
	transaction	Every address phase restarts the target attribute page. With this, target behavior is deterministic.

Table 11 Data Phase Protocol Attributes

Protocol Attribute	Values	Description
waits	0 (default) to 31	For read and write cycles except for the first phase of a read cycle, where the minimum is 2 waits
d_perr	0 (default) / 1	forces PERR# to be set, in order to simulate a reported wrong parity in the data phase.
d_serr	0 (default) / 1	forces SERR# active
d_wrpar	0 (default) / 1	inverts the PAR signals for the data phase
term	noterm, retry disconnect, abort	target termination type
do_loop	0 (default) / 1	The attribute structure repeats from the beginning of the page after a phase where the loop bit is set.

Target Protocol Attribute Programming Model Showing C-API Functions



Configuration Space

The exerciser provides a fully programmable PCI Configuration Space. This enables the card to behave like a real single function PCI device with real configuration space. For example, if the exerciser target does a target abort, then the corresponding bit in configuration space is set.


Factory default values are stored in the onboard CPU Flash ROM. The power up defaults are stored in the Expansion EEPROM, and can be reprogrammed.

The configuration space can also be disabled so the card is invisible to BIOS or system configuration routines.

A programming mask is used to define which bits in configuration space are programmable through configuration accesses (RW - Read/Write) and which are not programmable (RO - Read Only). The programming mask is therefore identical in size to the configuration space and is itself fully programmable.

Hint:

All Configuration Space Registers are programmable from the controlling interface, independent of the Programming Mask.



In Table 12 the programming masks are as follows:

- RO Read Only
- RC Read/Clear. Register is cleared when written to.
- RW Read/Write

Table 12 Configuration Space Header Default Values and Default Programming Mask

Register [offset]	Default Program ming Mask	Factory Default Value	Description
Vendor ID [0, 1]	RO	103C\h	HP’s Vendor ID, 16 bits
Device ID [2, 3]	RO	2925\h	The product number of the card

Command [4, 5]	RO/RW	0000\h	See “Command Register Defaults” on page 112.
Status [6, 7]	RO/RC		See “Status Register Defaults” on page 113.
Revision ID [8]	RO	0	Device specific revision identifier
Class Code [9-0B]	RO	00\h	(offset 09) programming interface (unused)
	RO	00\h	(offset 0A) sub-class (unused)
	RO	FF\h	(offset 0B) base class. BEST does not fit an existing class code
Cache Line Size [0C]	RW	0	Supported sizes are 0, 4, 8 dwords. This information is used when the master generates MWI cycles with cacheline wrap mode. The target does not use this information.
Latency Timer [0D]	RW	00\h	Holds the master latency timer value (in PCI clocks), “Master Latency Timer” on page 101.
Header Type [0E]	RO	00\h	Header Type. BEST is a single function type device with header type 00\h
BIST [0F]	RO	00\h	Not implemented
Base Addr Registers 0 to 5 [10 - 27]	RO/RW	0	Base Addr Reg 0 [10\h)
CIS Pointer [28]	RO	0	Not used
Subsys Vendor ID [2C]	RO	0	Not used
Subsystem ID [2E]	RO	0	This can be used to distinguish between several BESTs
Exp. ROM BAR [30]	RO	0	Enabled via the expansion ROM decoder
Reserved 0 [34]	RO	0000\h	
Reserved 1 [38]	RO	0000\h	
Interrupt Line [3C]	RW	00\h	Defines the currently used interrupts
Interrupt Pin [3D]	RO	01\h (INTA#)	The card is capable of asserting all 4 interrupt lines, but may only signal INTA# in the Status Register.
MIN_GNT [3E]	RO	00\h	
MAX_LAT [3F]	RO	00\h	

Command Register Defaults

Hint: For bits labelled RC - Doing a Config Write (value 1) to this bit clears it

Table 13 Command Register Offset 04-05

Bit	Default Programming Mask	Default Value	Description
0	RW	0	IO Space Control
1	RW	0	Memory Space
2	RW	0	Bus Master Control
3	RO	0	Special Cycles (not capable to respond to Spec Cycles)
4	RW	0	Memory Write and Invalidate Enable
5	RO	0	VGA Pallet Snoop (not snoop capable)
6	RW	0	Parity Error Response
7	RO	0	Wait cycle Control
8	RW	0	SERR# Enable
9	RO	0	Master fast back to back enabled
15:10	RO	0	Reserved

Status Register Defaults

Table 14 Status Register Offset 06-07

Bit	Default Programming Mask	Default Value	Description
5	RO	0	66 MHz capable (default = no)
6	RO	0	UDF supported (default - no)
7	RO	1	Target fast back to back capable (default - yes)
8	RC	0	Data Parity Error Detected
9,10	RO	01	Decode Speed (default - medium)
11	RC	0	Signalled Target Abort
12	RC	0	Received Target Abort
13	RC	0	Received Master Abort
14	RC	0	Signalled System Error
15	RC	0	Parity Error detected

Base Address Register Defaults

Base address registers 0, 1, and 2, are used by target decoders 1, 2, and 3 respectively.

The values contained in the Base Address Registers is controlled from the Target Decoder Setup. This can be modified from either the Exerciser GUI, or through the C-API. Factory defaults have decoders 1 (memory), 2 (IO), and 8 (config) enabled.

For more information on target decoders, see

[“Decoders and Internal Data Memory Model” on page 103.](#)

Table 15 Base Address Register [0], Offset 10\h, Decoder 1

Bit	Default Programming Mask	Default Value	Description
0	RO	0	Address Space (default - memory space)
[2:1]	RO	00	Memory Space Location (default - 32 bit address space)
3	RO	1	Prefetchable
[11:4]	RO	0	When decoder 1 is enabled (default), the bits which are RO are dependent on the “size” property for this decoder (default size is 4096 bytes). If the decoder is disabled all bits are Read Only (RO), “BestTargetDecoderPropSet ()” on page 238.
[31:12]	RW	0	Default address range for decoder 1 is 4096 bytes.

Table 16 Base Address Register [1], Offset 14\h, Decoder 2

Bit	Default Programming Mask	Default Value	Description
0	RO	1	Address Space (default - IO space)
1	RO	00	Reserved
[3:2]	RO	0	Default address range for decoder 2 is 16 bytes.
[31:4]	RW	0	Default address range for decoder 2 is 16 bytes.


Table 17 Base Address Register [2], Offset 18\h, Decoders 3

Bit	Default Programming Mask	Default Value	Description
[31:0]	RO	0	Decoder 3 is disabled by default.

Table 18 Base Address Registers [3], [4], [5], Offset 1C\h, 20\h, 24\h

Bit	Default Programming Mask	Default Value	Description
[31:0]	RO	0	General Purpose Base Address Registers

Host to/from PCI System Memory




These functions can be used to download code to the DUT. For more information [see “Host to PCI Access Functions” on page 340.](#)

Interrupt Generator

Interrupts can be programmed using C-API function [BestInterruptGenerate \(\) on page 298](#). All interrupts are signalled in the Best Status Register. The interrupts can be cleared by clearing the corresponding status bits in the BestStatusRegister.

Power-Up Behavior

Immediately after power-up the onboard CPU executes [BestAllPropLoad \(\)](#), which reloads the user defined power-up default properties to the onboard property registers.



To create your own power-up properties from the C-API:

- Use the `xxxPropSet` function to set each property. For an overview of the functions which affect each property see [“Overview of Programming Functions” on page 332](#).
- then use the [BestAllPropStore \(\)](#) function to store the properties as power-up defaults in Expansion ROM.

To create your own power-up properties from the GUI

- Ensure that the windows reflect the power up state you want to store.
- then use the “File>Save as Power Up Defaults” menu option to store the properties as power-up defaults in the Expansion ROM.

System Reset

A system reset can be initiated from either the C-API, from the GUI or from RST# on the PCI bus.

BEST Board Reset

This reset is equivalent to re-powering the card or pressing the hard reset button on the board. It resets all statemachines, the target decoders and configuration space. The board reinitializes with the user defaults stored in the onboard EEPROM

[See also “Power-Up Behavior” on page 117](#)

Programmatically, this reset can be initiated using the [BestBoardReset \(\)](#) C-API function.

BEST Statemachine Reset

This resets the master and target statemachines. The target decoders and memories are not affected.

This reset is initiated programmatically using the [BestSMReset \(\)](#) C-API function.

PCI Reset

A PCI reset is activated from the PCI RST# over the PCI bus. There are 2 PCI reset modes:

Statemachine Reset Mode Equivalent to BEST Statemachine Reset, see above.

Reset All Equivalent to BEST Board Reset, see above.

From the C-API, the PCI Reset mode is set using function [BestBoardPropSet \(\) on page 317](#)

Chapter 6 PCI Analyzer Overview

 This chapter gives an overview of the functions and features of the PCI analyzer.

This chapter contains the following sections:

“Analyzer Overview” on page 120.

“Protocol Observer” on page 121.

“Pattern Terms” on page 123.

Analyzer Overview

Protocol Observer

The protocol observer monitors 25 protocol rules in real-time. Each rule can be individually suppressed using a bit mask to disable the detection of known problems. As well as providing an “any error” output for triggering purposes, registers are used to latch the first error to occur and accumulate errors. The protocol observer status can be displayed on the on-board hex display.

State Analyzer Trace Memory

The trace memory stores all PCI signals, the exerciser state, bus state and additional information for cross referencing with the data listers. The analyzer provides 32K deep trace memory.

Trigger& Storage Qualifier

2 pattern terms are able to compare the input signals to a 1/0/X pattern. One pattern term is a dedicated trigger for the state analyzer trace memory, the other serves as a storage qualifier. The trigger point is always in the centre of the 32 K trace memory. This means you always capture 16 K samples prior to the trigger point and 16 K samples after.

External trigger

The analyzer may be triggered from an external source using up to 4 inputs connected to the trigger I/O connector on the Main Board.

Heartbeat Trigger

The heartbeat trigger is used to trigger the analyzer if an event does not occur within a defined period. This allows you to setup a pattern (for example, FRAME# going low, or an IO write), and a duration in PCI clock cycles. The analyzer will then trigger if the pattern does not occur within the duration. The trigger is enabled after the first occurrence of the pattern.

Optional Logic Analyzer Connection

Option 003 provides an adapter which can be used to connect an HP logic analyzer.

Protocol Observer

The protocol observer checks 25 protocol rules in real-time. Each rule can be individually masked to disable detection of known problems. The protocol observer may provide trigger information for the trace memory. The content of the error registers can be read out from the C-API.

The following protocol rules are checked:

Rule	Rule Name	Description
0	frame_0	FRAME# must be deasserted as soon as possible whenever STOP# is asserted
1	frame_1	Fast-Back-to-Back is only allowed after a write- transaction or master abort
2	irdy_0	IRDY# must not be asserted on the same clock edge that FRAME# is asserted but one or more clocks later
3	irdy_1	FRAME# cannot be deasserted unless IRDY# is asserted
4	irdy_2	IRDY# must be deasserted after last transfer or when FRAME# is high and STOP# was asserted
5	irdy_3	a transaction starts when FRAME# is sampled asserted for the first time => IRDY# must not go low when FRAME# is high
6	irdy_4	once a master has asserted IRDY# it cannot change IRDY# or FRAME# until the current data phase completes
7	devsel_0	DEVSEL# must not be asserted during special cycle or if a reserved command was used
8	devsel_1	DEVSEL# must not be asserted when FRAME# is high or was sampled high on the last clock edge (for DAC DEVSEL# must be delayed for one cycle)
9	devsel_2	once DEVSEL# has been asserted, it cannot be deasserted until the last data phase has completed (except to the signal target-abort)
10	devsel_3	DEVSEL# must be deasserted after last transfer
11	trdy_0	DEVSEL# must be asserted with or prior to the edge (of TRDY#) at which the target enables its output
12	trdy_1	TRDY# must not go low the first clock after address phase in a read transaction

13	trdy_2	once a target has asserted TRDY#, it cannot change DEVSEL#, TRDY# or STOP# until the current data phase completes
14	stop_0	DEVSEL# must be asserted with or prior to the edge at which the target enables its output (STOP#)
15	stop_1	once asserted, stop must remain asserted until FRAME# is deasserted whereupon STOP# must be deasserted
16	stop_2	once a target has asserted STOP# it cannot change DEVSEL#, STOP# or TRDY# until the current data phase completes
17	lock_0	LOCK# must be asserted the clock following the (first) address phase and kept to maintain control
18	lock_1	the first transaction of a locked access must be a read
19	lock_2	LOCK# must be released if RETRY is signaled before data phase or whenever an access is terminated by target-abort or master-abort
20	cache_0	after HITM, CLEAN must be signaled before STANDBY
21	cache_1	HITM must only be signaled after STANDBY
22	parity_0	PERR# may never be asserted two clocks after address phase or during a special cycle
23	parity_1	address parity error
24	parity_2	a parity error has occurred, but it was not signaled

Pattern Terms

Pattern terms are logical combinations of PCI bus signals, bus states, protocol errors, master and target states and trigger input states which:

- provide a powerful trigger mechanism for the trace memory
- provide a sample qualifier for the trace memory
- provide a master conditional start pattern

Bus Observer

The bus observer provides information about the current bus state. This information is useful for triggering with one pattern only. The bus state is aligned to the PCI bus signals and is also sampled by the trace memory.

The bus observer statemachine provides the following outputs:

Signals	State	Hex	Meaning
B_STATE[2:0]	unsync	0	After Reset the bus observer enters this state. As soon as an IDLE state occurs, the “idle” state is entered.
	idle	1	PCI IDLE
	dac1	2	First cycle of a dual address phase
	addr	3	Address phase
	dac2	4	Second cycle of a dual address phase
	decoding	5	Address phase has passed and no target has responded yet
	wait	6	Either master or target inserts waits.
	transfer	7,	Data transfer phase

Operators

Operator	Operation	Applicable
!	negation	All types
&	logical AND	All types
	logical OR	List types only (“Available Pattern Terms” on page 124.)
==	Equality	All types

C-API - Syntax Examples

The following should not be used:

```
!FRAME & AD32==b8xxx\h & CBE3_0==7\h
```

Rather, the following example could be used to trigger on a memory write address phase:

```
b_state==3\h & CBE3_0==7\h & AD32==b8xxx\h
```

xact_cmd can be used to trigger on a specific command. The following example

```
xact_cmd==7\h & (CBE3_0==7\h) & AD32==b8xxx\h
```

Note: if entering pattern from the C-API you need to enter a double backslash before the “h” character (for example, AD32==b8xxx\\h). This is C programming syntax.

Available Pattern Terms

Note: With pattern terms which contain “Don’t cares”, the don’t care bits must be rightmost in the entry field. For example *AD32==b8x00\h* is not allowed, but *AD32==b80xx\h* is OK.

Pattern Label	Signal	Type	Description
b_state	b_state[2:0]	List	states of bus tracking statemachine
t_act	t_act	10X	target active
t_lock	t_lock	10X	target locked
m_act	m_act	10X	master involved
m_lock	m_lock	10X	master locked
berr	berr	10X	summarized protocol error. This is generated by the analyzer’s protocol checker. The protocol checker sets berr to 1 if any observed PCI rul is violated.

xact_cmd	xact_cmd[3:0]	List	command sampled during the last address phase
trigger3	trigger[3]	10X	external trigger input
trigger2	trigger[2]	10X	external trigger input
trigger1	trigger[1]	10X	external trigger input
trigger0	trigger[0]	10X	external trigger input
AD32	AD[31:0]	10X	PCI address & data
CBE3_0	C/BE[3:0]	10X	PCI command & byte enables
FRAME	FRAME#	10X	
TRDY	TRDY#	10X	
IRDY	IRDY#	10X	
DEVSEL	DEVSEL#	10X	
STOP	STOP#	10X	
IDSEL	IDSEL	10X	own IDSEL
PERR	PERR#	10X	
SERR	SERR#	10X	
REQ	REQ#	10X	REQ# of the own master
GNT	GNT#	10X	GNT# of own master
LOCK	LOCK#	10X	
SDONE	SDONE	10X	
SBO	SBO#	10X	
PAR	PAR	10X	
RST	RST#	10X	
INTA	INTA#	10X	
INTB	INTB#	10X	
INTC	INTC#	10X	
INTD	INTD#	10X	

This chapter describes the Bus Transaction Language (BTL).

This chapter contains the following sections:

“Bus Transaction Language Description” on page 129.

“Master Transaction Editor” on page 130.

“Master Attribute Editor” on page 132.

“Target Attribute Editor” on page 133.

“Bus Command” on page 134.

“Bus Command Reference” on page 138.

“Bus Command Parameter Reference” on page 147.

How this chapter is organized

This chapter is organized into three sections:

- “[Bus Transaction Language Description](#)”

The transaction syntax describes the basic syntax for creating transactions

- “[Bus Command Reference](#)”

The bus command reference defines the function of each bus command with an appropriate example to help understand how it is used.

- “[Bus Command Parameter Reference](#)”


The bus command parameter reference defines each parameter that can be used within the bus commands.

Bus Transaction Language Description

General Information Flow

The basic information flow between the master and target can be set up with four different editors.

Figure 2



The four editor windows are:


- [Master Transaction Editor](#)
- [Master Attribute Editor](#)
- [Target Attribute Editor](#)
- Data Memory Editor

Master Transaction Editor

Master Transaction Language Syntax

The master transaction editor is the interface which defines bus transactions. With the commands `m_xact()`, `m_data()` and `m_last()` it is possible to set up detailed data transfers, and protocol behavior. Block data transfer for long data streams is easily set up with the `m_block()` command without the necessity to specify individual protocol behavior for each data phase.

Figure 3 Master Transaction Language Syntax



Syntax Description

The transaction block consists of a series of bus transactions contained within curly brackets. The transaction block is the main body which contains a series of bus commands for executing bus phases.

Single or bursted transactions are created with the commands `m_xact()`, `m_data()` and `m_last()`, where `m_xact()` starts the transaction with the address phase and `m_last()` defines the last data phase of the transaction.

High level block data transactions are quickly set up with the `m_block()` command. Specific protocol behavior can be defined with the `m_attr()` command in the Master Attribute Editor.

Example

Typical transaction blocks are shown in the following examples:


```
{ /* Start of a bursted transaction with three data phases */
  /* Bus command - address phase */
  m_xact(busaddr=B8000\h, buscmd=mem_write);
  /* Bus command - first data phase */
  m_data(data=00000020\h);
  /* Bus command - second data phase */
  m_data(data=00000021\h, waits=5);
  /* Bus command - last data phase */
  m_last(data=00000023\h);
  /* End of the bursted transaction */

  /* Start of a block data transaction */
  /*Bus command - block data transfer*/
  m_block(busaddr=B8000\h, intaddr=10000\h, buscmd=mem_write,
          nod=1000);
}
```

Master Attribute Editor

With the master attribute editor the protocol behavior of the master can be set individually for each data phase. Up to 255 different protocol behaviors, called attribute pages, can be specified.

Figure 4 Master Attribute Command Syntax



The parameter 'number' can be any value from 1 to 255, and corresponds to attribute page number in the C-API. The identifier 'm_attr_id' can be any legal identifier string. It is important that it corresponds to the value of the parameter 'attrpage' of the master transaction command m_block().

Example


```

...
M_ATTRIBUTES mypage=
{ /* master attributes for subsequent data phases in a*/
  /* block data transaction */
  m_attr(waits=5, aperr);
  m_attr(dwrpar);
  m_attr(last);
}
...
  
```

Target Attribute Editor

With the target attribute editor the protocol behavior of the target can be set individually for each data phase.

Figure 5 **Target Attribute Command Syntax**



Example


```
...
{ /* target attributes for subsequent data phases */
  t_attr(waits=5);
  t_attr(wrpar);
  t_attr(term=disconnect);
}
...
```

Bus Command

A transaction bus command controls the data transfers or protocol behavior on the bus. It consists of a command name followed by a list of parameters enclosed in parentheses. Figure 6 illustrates the syntax for a bus command.

Figure 6

Bus Command Syntax



The following are a list and brief description of available bus commands:

Master Transaction Commands:

m_block(); - m_block(); is used by a master to transfer a data block. Attributes and data are referenced.

m_xact(); - m_xact(); is used by a master to start a transaction.

m_data(); - m_data(); is used by a master to generate one data phase in a bursted data transaction.

m_last(); - m_last(); is used by a master to generate the last data phase in (bursted) data transaction.

Master Attribute Command:

m_attr(); - m_attr(); is used by a master to define the master's protocol attributes per data phase in block transfers.


Target Attribute Command:

t_attr(); - t_attr(); is used by a target to define the target's protocol attributes per data phase.

Bus Command Parameters

Bus commands contain a set of optional and/or required parameters. Parameters may be entered in any order but should not be entered more than once. Each parameter within a parameter list must be separated by a comma:

Figure 7 Transaction Parameter List Syntax




Parameters which use a text identifier

This type of parameter takes a character string value (e.g. *term=abort*, *lock=unchange*).

Expressions

Figure 8 Expressions




These expressions can be constants or derived from constants only and use only bitwise or arithmetic operators.

A Constant

Figure 9 illustrates the format of a bus command parameter constant.

Figure 9 Transaction Constant Syntax




A constant is a numerical value which maybe expressed in decimal, binary, hexadecimal or ASCII format, for example:

Decimal	<i>data=1024</i>
Hexadecimal	<i>busaddr=B8000\h</i>
Binary	<i>data=01101111\b, data=01101111\B</i>
ASCII	<i>data=86008600\h 'B'<<16 'E'</i>
Identifier	<i>retry</i>

An Identifier

Figure 9 illustrates the format of a bus command parameter identifier.

Figure 10



An identifier has to starts with an capital or lower case character, then it can consist of additional characters, numbers or underlines, for example:

Mypage_1
attr1
PCI_attributes

Bus Command Reference

This section describes all the available bus commands that can be used when creating the transaction definition.

Table 19 summarizes which parameters can be used within each bus command.

The [Bus Command Parameter Reference](#) describes in more detail the function of each of these parameters.

NOTE: Address phase attributes and data phase attributes can be set optionally in the command `m_xact()`. When these parameters are specified in `m_xact()` they are valid for the whole transaction, means for all `m_data()` and `m_last` data phases.
When the same parameter is set in the command `m_data()` and/or `m_last()` then this setting overwrites the default setting from `m_xact` for the specific data phase.

There are cases where a data transaction is interrupted and has to be started again from the point where it was suspended. Therefore it is possible to specify address phase attributes in each data phase.

Table 19 Overview of Bus Commands and Bus Command Parameters

	Required/ Optional Parameters	Parameters short forms	<u>m_blockO;</u>	<u>m_attrO;</u>	<u>m_xactO;</u>	<u>m_dataO;</u>	<u>m_lastO;</u>	<u>t_attrO;</u>					
block attributes	<u>busaddr</u>	bad	Req (Required)	no	Req	no		no					
	<u>buscmd</u>	cmd			no								
	<u>nofdwords</u>	nod			Opt								
	<u>intaddr</u>	iad											
	<u>byten</u>	ben	no										
	<u>compflag</u>	cflag											
	<u>compflag</u>	coffs											
	<u>attrpage</u>	page											
address phase attributes	<u>stepmode</u>	stepmode	no	Opt	Opt, when set, then default for m_data() and m_last()	Opt, when set, then value from m_xact() will be overwritten		Opt					
	<u>awrpar</u>	awp						no					
	<u>aperr</u>	aperr						Opt					
	<u>lock</u>	lock						no					
	<u>relreq</u>	rreq						Opt					
data phase attributes	<u>waits</u>	w			no	no	no	no	Opt				
	<u>waitmode</u>	waitmode							no				
	<u>dwrpar</u>	dwp							no	no	no	no	Opt
	<u>dperr</u>	dperr											
	<u>dserr</u>	dserr											
	<u>last</u>	last											
	<u>data</u>	data			no	no	no	no	Opt				
	<u>term</u>	term											
	<u>wrpar</u>	wp											

m_attr();

m_attr(parameters);

Optional Parameters for Protocol Control

stepmode, awrpar, aperr, lock, waits, waitmode, dwrpar, dperr, dserr, relreq, last

Description

With this command the address phase and data phase protocol behavior of the master can be set. With the m_attr() command the protocol behavior of one address or data phase can be defined. When the number of data phases exceed the number of programmed attribute lines, then the attribute lines are restarted with the first attribute line as often as required, starting with the first line during the data block transfer.

Example

The following example sets up master protocol behavior for two data phases. In the first data phase 5 wait cycles are inserted. The second data phase is specified as the last data phase, including 2 wait cycles:

```
M_ATTRIBUTES Mypage_1=  
{  
  m_attr(waits=5);  
  m_attr(waits=2, last=1);  
}
```

m_block();

```
m_block(parameters);
```

Required Parameters for Protocol Control

```
busaddr, buscmd, intaddr, nofdwords
```

Optional Parameters

```
byten, compoffs, attrpage
```

Description

With the `m_block()` command long block data transfers can be set up easier.

Protocol behavior is set up with the Master Attribute Editor. The optional parameter ‘attrpage’ refers to the protocol attributes page, so it must correspond to ‘m_attr_id’ used in the Master Attribute Editor.

With the ‘intaddr’ parameter the start location in the on-board memory has to be specified.

Examples

The following example sets up a block data write transaction for 1000 double words, starting from the on-board location 100 hex (hexadecimal), using the protocol behavior specified under ‘attr1’:

```
{  
    ...  
    m_block(buscmd=mem_write, busaddr=b9000\h, intaddr=100\h,  
            attrpage=Mypage_1, nofdwords=1000);  
    ...  
}
```

m_data();**m_data(parameters);**

Optional Parameters for Protocol Control

data, stepmode, awrpar, aperr, lock, waits, waitmode, dwrpar, dperr, dserr, relreq

Description

Generates and describes a data phase in a burst which is not the last. If a new transaction has to be started, because this was intentionally the beginning of a burst, or because of a target termination, a new address phase is generated first with the address phase attributes defined in `m_data()`. If no value is given in `m_data()`, the default from the previous `m_xact()` is used. When `m_data()` follows `m_last()` a new transaction is started with the same command and an address that follows the address of the previous transfer.

Example

The following example sets up a master memory write transaction starting at address B8000 hex. It consists of a burst with 4 data phases:

```
{ /* write to memory */
  /* Address phase */
  m_xact(busaddr=B8000\h, buscmd=mem_write);

  /* First data transfer phase */
  m_data(data=00000020\h);

  /* Second transfer phase after 5 master wait cycles */
  m_data(data=00000021\h, waits=5);
  m_data(data=00000022\h);

  /* Last data phase */
  m_last(data=00000023\h);
}
```

m_last();**m_last(parameters);**

Optional Parameters for Protocol Control

data, stepmode, awrpar, aperr, lock, waits, waitmode, dwrpar, dperr, serr, relreq

Description

Generates and describes the last or only data transfer phase and completes the transaction. If a new transaction has to be started, because this was the beginning of a burst, or because of a target termination, a new address phase is generated first with the address phase attributes defined in `m_data()`. If no value is given in `m_data()`, the default from the previous `m_xact()` is used.

Example

The following transaction performs a single write of word 8600 hex to address B8000 hex. The second is a read burst which checks expected data.

```
{ /* single write transaction */
  m_xact(busaddr=B8000\h, buscmd=mem_write);
  m_last(data=00008600\h);

  /* bursted read transaction */
  m_xact(busaddr=B8000\h, buscmd=mem_read);
  m_data(dwrpar);
  m_data();
  m_last();
}
```

m_xact();

m_xact(parameters);

Required Parameters for Protocol Control

busaddr, buscmd

Optional Parameters for Protocol Control

intaddr, byten, compoffs

Optional Attributes, when set, then Default for the whole Block

stepmode, awrpar, aperr, lock, waits, waitmode, dwrpar, dperr, dserr, relreq

Address phase attributes and data phase attributes can be set optionally in the command m_xact(). When these parameters are specified in m_xact() they are valid for the whole transaction, means for all following m_data() and m_last data phases.

When the same parameter is optionally set in the command m_data() and/or m_last() then this setting overwrites the default setting from m_xact for the specific data phase.

Description

A new transaction will be started, by generating an address phase on the bus, using the parameters busaddr and buscmd and the attributes specified in the next m_data(); or m_last(); data phase. Asserts **REQ#**, waits until **GNT#** is asserted, generates an address phase by asserting **FRAME#**, drives the **AD** and **C/BE** lines, and proceeds to the next phase. The phase is aborted if a target does not respond within 5 clock cycles.

Examples

The example transactions shown illustrate how to perform single transfers and a burst to video memory.

```
{ /* single transactions */
  m_xact(busaddr=b8004\h, buscmd = mem_write);
  m_last(data=86458642\h); //BE
  m_xact(busaddr=b8008\h, buscmd = mem_write);
  m_last(data=86008600\h | 'T'<<16 | 'S'); //ST
}

{ /* bursted transaction */
  m_xact(busaddr=b8004\h, buscmd = mem_write);
  m_data(data=86008600\h | 'P'<<16 | 'H'); //HP
  m_data(data=86458642\h); //BE
  m_last(data=86008600\h | 'T'<<16 | 'S'); //ST
}
```

t_attr();

t_attr(parameters);

Optional Parameters for Protocol Control

aperr, waits, dwrpar, dperr, dserr, term

Description

Specifies how the HP E2925A will accept a data phase as a target. This command starts when HP E2925A is addressed as a target and lasts until **IRDY#** is asserted and all wait cycles have been executed. Then **TRDY#** or **STOP#** or both are asserted.

Example

The following example illustrates a target programmed to respond to mixed master read and write commands.

```
{
  /* data read burst of 2 transfers */
  t_attr(dperr);
  t_attr(wrpar);
  /* data write, inserts 10 wait cycles */
  t_attr(waits=10);
  /* data write, target terminates with retry after 3 wait cycles*/
  t_attr(waits=3, term=retry);
}
```

Bus Command Parameter Reference

There are three groups of bus command parameters:

Block Attributes

The block attributes are:

Table 20 Block Attributes List

Attribute	Short Description
<u>attrpage</u>	specifies master protocol behavior per transfer
<u>busaddr</u>	specifies bus address in the address phase
<u>byten</u>	enables data transfer of specified bytes
<u>buscmd</u>	specifies the PCI command
<u>compflag</u>	initializes a data compare
<u>compoffs</u>	starts a compare with data stored in the on-board memory
<u>intaddr</u>	specifies start address of on-board memory locations
<u>nofdwords</u>	specifies the number of dwords to transfer in a block data transaction

Address Phase Attributes

The address phase attributes are:

Table 21 Address Phase Attributes List

Attribute	Short Description
<u>aperr</u>	sets SERR# in the corresponding address phase
<u>awrpar</u>	inverts the parity bit in the corresponding address phase
<u>lock</u>	controls exclusive access
<u>relreq</u>	forces the master to release the REQ# in the corresponding address phase
<u>stepmode</u>	forces the master to perform 4 address steps

Data Phase Attributes

The data phase attributes are:

Table 22 Data Phase Attributes List

Attribute	Short Description
<u>data</u>	specifies the data to transfer per data phase
<u>dperr</u>	asserts PERR# for two clock cycles
<u>dserr</u>	asserts SERR# on the next data phase
<u>dwrpar</u>	inverts parity bit for the master's data phase
<u>last</u>	defines the last data phase of a burst
<u>term</u>	terminates the current transaction
<u>waits</u>	inserts a specified number of wait cycles per data phase
<u>waitmode</u>	forces the master to perform 4 data steps in the data phase
<u>wrpar</u>	inverts parity bit for the target's data phase

On the following pages the attributes are described in more detail and arranged in alphabetical order.



aperr

Long Form of Parameter

aperr[=<expression>]

Short Form of Parameter

aperr[=<expression>]

Values

0 or 1

Default

Table 23 Command dependent Default

When not set in command	Default
m_xact()	0
m_data(), m_last()	when set in m_xact(), then the value set there is the default, otherwise 0
m_attr	0
t_attr	0

Where Used

An optional parameter in m_xact(), m_data(), m_last(), m_attr(), and t_attr().

Description

In an address phase, if properties B_BOARD_PERREN and B_BOARD_SERREN are set, aperr signals an address parity error by asserting **SERR#** two clock cycles after this address phase.

When no <expression> is specified with the parameter, then aperr is given a value of 1.

Corresponding C-API Property

B_M_APERR used in the BestMasterAttrPropSet() command.

Example

```
{
    ...
    m_data(aperr); /* sets aperr to 1 */
    ...
}
```

attrpage

Long Form of Parameter

attrpage=<expression>

Short Form of Parameter

apage=<expression>

Values

identifier, e.g.: mypage1
or 1 to 255
(01\h to ff\h)

Default

0, this refers to the factory default master attribute page, whose content cannot be changed.

Where Used

An optional parameter in m_block().

Description

Selects a master attribute page to define a PCI protocol behavior for the block. The value or identifier of the ‘attrpage’ parameter must correspond to ‘m_attr_id’, used in the Master Attribute Editor.

Corresponding C-API Property

B_BLK_ATTRPAGE used in the BestMasterBlockPropSet() command.

Example

```
{  
  ...  
  m_block(busaddr=b9000\h, attrpage=mypage1, intaddr=10000\h  
          nod=500);  
  ...  
}
```

Examples using other formats:

```
Mypage_1  
attr1  
PCI_attributes  
5
```


awrpar

Long Form of Parameter

awrpar[=<expression>]

Short Form of Parameter

awp[=<expression>]

Values

0 or 1

Default

Table 24 Command dependent Default

When not set in command	Default
m_xact()	0
m_data(), m_last()	when set in m_xact(), then the value set there is the default, otherwise 0
m_attr	0

Where Used

An optional parameter in m_xact(), m_data(), m_last(), and m_attr().

Description

The value 1 inverts the parity bit in the corresponding address phase.
When no <expression> is specified with the parameter, then awrpar is given a value of 1.

Corresponding C-API Property

B_M_AWRPAR used in the BestMasterAttrPropSet() command.

Example

```
{  
    ...  
    m_attr(awrpar); /* sets awrpar to 1 */  
    ...  
}
```

busaddr

Long Form of Parameter

busaddr=<expression>

Short Form of Parameter

bad=<expression>

Values

0\h to ffffffff\h

Where Used

A required parameter in m_xact() and m_block().

Description

In the address phase the **AD[31:0]** lines are driven by the specified value, specifying the bus address.

Corresponding C-API Property

B_BLK_BUSADDR used in the BestMasterBlockPropSet() command.

Example

```
{  
    m_xact(buscmd=mem_write, busaddr=b8000\h);  
    m_data(data=86458642\h);  
    m_last(data=86468643\h);  
}
```

Examples using other number formats:

<i>busaddr=2048</i>	address is 2048 decimal
<i>busaddr=b8000\H</i>	address is b8000 hex

buscmd

Long Form of Parameter

buscmd=<expression>

Short Form of Parameter

cmd=<expression>

Values

0000\b to 1111\b
(0\h to f\h)

Table 25 Command Symbols

Alias Symbol	C/BE[3:0]	Description
int_ack	0000\b	Interrupt Acknowledge
special	0001\b	Special Cycle
io_read	0010\b	I/O Read
io_write	0011\b	I/O Write
reserved_4	0100\b	Reserved
reserved_5	0101\b	Reserved
mem_read	0110\b	Memory Read
mem_write	0111\b	Memory Write
reserved_8	1000\b	Reserved
reserved_9	1001\b	Reserved
config_read	1010\b	Configuration Read
config_write	1011\b	Configuration Write
readmultiple	1100\b	Memory Read Multiple
readline	1110\b	Memory Read Line
writeinvalidate	1111\b	Memory Write and Invalidate

Where used

A required parameter in `m_block()` and `m_xact()`.

Description

The specified command is put on the **C/BE[3:0]** lines during the address phase.

Corresponding C-API Property

`B_BLK_BUSCMD` used in the `BestMasterBlockPropSet()` command.

Examples

```
{  
    m_xact(busaddr=b8000\h, buscmd=mem_read);  
    m_data();  
    m_last();  
}
```

Examples using other formats:

<code>buscmd=0111\b</code>	Memory Write
<code>buscmd=03\h</code>	I/O Write
<code>buscmd=mem_read</code>	Memory Read

byten

Long Form of Parameter

byten=<expression>

Short Form of Parameter

ben=<expression>

Values

0000\b to 1111\b
(0\h to f\h)
The following symbolic byte enable (byten) values are supported:

Table 26 “byten” Symbols

Alias Symbol	C/BE[3:0]	Alias Symbol	C/BE[3:0]
all	0000\b	none	1111\b
byte0	1110\b	byte1	1101\b
byte2	1011\b	byte3	0111\b
word0	1100\b	word1	0011\b
dword0	0000\b		

Default

0000\b

Where used

As an optional parameter in m_block() and m_xact().

Description

The specified values are driven onto the **C/BE[3:0]** lines i.e. 0000\b stands for all bytes enabled.

Corresponding C-API Property

B_BLK_BYTEN used in the BestMasterBlockPropSet() command.

Examples

```
{  
  m_xact(busaddr=b8000\h, byten=byte2, buscmd=mem_write);  
  m_data(data=b600\h);  
  m_last(aperr);  
}
```

Examples using other formats:

byten=1110\b	enables the least significant byte only
byten=b\h	enables the 3rd byte only

compflag

Long Form of Parameter

```
compflag[=<expression>]
```

Short Form of Parameter

```
cflag[=<expression>]
```

Values

0 or 1

Default

0

Where Used

An optional parameter in m_block() and m_xact.

Description

The value 1 for compflag initializes a data compare. After execution of the block transfer the data starting at [intaaddr](#) will be compared with the data starting at [compoffs](#).

Corresponding C-API Property

B_BLK_COMPFLAG used in the BestMasterBlockPropSet() command.

Example

```
{  
  .../* data compare is enabled */  
  m_block(busaddr=b9000\h, compflag,  
          compoffs=10000\h, indaddr=1ffff\h, nod=100);  
  ...  
}
```

compoffs

Long Form of Parameter

compoffs=<expression>

Short Form of Parameter

coffs=<expression>

Values

00000000\h to 0001fffc\h

Default

0

Where Used

An optional parameter in m_block() and m_xact.

Description

When with [compflag](#) a data compare is initialized, then after execution of the block transfer the data starting at [intaddr](#) will be compared with the data starting at compoffs. If no value is specified the default compare address is 00000000\h.

Corresponding C-API Property

B_BLK_COMPOFFS used in the BestMasterBlockPropSet() command.

Example

```
{  
  ...  
  m_block(busaddr=b9000\h, compflag, compoffs=10000\h,  
          indaddr=1ffff\h, nod=100);  
  ...  
}
```

data

Long Form of Parameter

data=<expression>

Short Form of Parameter

data=<expression>

Values

00000000\h to ffffffff\h

Default

00000000\h

Where used

As an optional parameter in m_data() and m_last().

Description

The result of the <expression> is driven on **AD[31:0]**. In a target’s write data phase or a master’s read data phase this parameter is ignored.

In a master’s write data phase it overwrites the content of the on-board memory at location (intaddr+(n*4)), n is the number and position in a burst transaction.

Corresponding C-API Property

not applicable.

NOTE: Data can be written into the on-board memory with the BestHostIntMemFill() command.

Examples

```
{  
  m_xact(buscmd=mem_write, busaddr=b8000\h);  
  m_data(data=86008600\h | 'P'<<16 | 'H');  
  m_last(data=86468643\h);  
}
```

Other number formats that can be used are:

<i>data=2048</i>	- decimal
<i>data=B8000\h</i>	- hex
<i>data=10101010101\b</i>	- binary
<i>data='P'</i>	- ASCII

dperr

Long Form of Parameter

dperr[=<expression>]

Shor form of Parameter

dperr[=<expression>]

Value

0 or 1

Default

Table 27 Command dependent Default

When not set in command	Default
m_xact()	0
m_data(), m_last()	when set in m_xact(), then the value set there is the default, otherwise 0
m_attr	0
t_attr	0

Where used

As an option in m_xact(), m_data(), m_last(), m_attr() and t_attr().

Description

When this option is set the agent asserts **PERR#** for two clock cycles after the corresponding data phase. Command register 6 must also be set.
When no <expression> is specified with the parameter, then aperr is given a value of 1.

Corresponding C-API Property

B_M_DPERR used in the BestMasterAttrPropSet() command, or
B_T_DPERR used in the BestTargetAttrPropSet() command.

Example

```
{  
    m_xact(buscmd=mem_read, busaddr=b8000\h);  
    m_data(dperr); /* sets dperr to 1 */  
    m_last();  
}
```

dserr

Long Form of Parameter

dserr[=<expression>]

Short Form of Parameter

dserr[=<expression>]

Value

0 or 1

Default

Table 28 Command dependent Default

When not set in command	Default
m_xact()	0
m_data(), m_last()	when set in m_xact(), then the value set there is the default, otherwise 0
m_attr	0
t_attr	0

Where used

As an option in m_xact(), m_data(), m_last(), m_attr()_and t_attr().

Description

When this option is set the agent asserts the **SERR#** line on the next data phase. The de-assertion of **SERR#** may be long after the completion of the command where the *dserr* parameter was executed. This is because it gets de-asserted by a pull-up on the motherboard and cannot be actively driven to an inactive state.

When no <expression> is specified with the parameter, then aserr is given a value of 1.

Corresponding C-API Property

B_M_DSERR used in the BestMasterAttrPropSet() command, or
B_T_DSERR used in the BestTargetAttrPropSet() command.

Example

```
{  
  m_xact(buscmd=mem_read, busaddr=b8000\h);  
  m_data(dserr); /* sets dserr to 1 */  
  m_last();  
}
```

dwrpar

Long Form of Parameter

dwrpar[=<expression>]

Short Form of Parameter

dwp[=<expression>]

Value

0 or 1

Default

Table 29 Command dependent Default

When not set in command	Default
m_xact()	0
m_data(), m_last()	when set in m_xact(), then the value set there is the default, otherwise 0
m_attr	0
t_attr	0

Where used

As an option in m_xact(), m_data(), m_last() and m_attr().

Description

The value 1 inverts the parity bit for the master's data phase. It puts the wrong value of parity on **PAR** for **AD[31:0]** and **C/BE[3:0]** on the bus by inverting the **PAR** signal. The **PAR** comes 1 clock cycle after the corresponding **AD** and **C/BE** lines.

When no <expression> is specified with the parameter, then dwrpar is given a value of 1.

Corresponding C-API Property

B_M_DWRPAR used in the BestMasterAttrPropSet() command, or

B_T_DWRPAR used in the BestTargetAttrPropSet() command.

Example

```
{
  m_xact(buscmd=mem_write, busaddr=b8000\h);
  m_data(data=05050505\h);
  m_last(data=07070707\h, dwrpar); /* sets dwrpar to 1 */
}
```

intaddr

Long Form of Parameter

intaddr=<expression>

Short Form of Parameter

iad=<expression>

Values

0\h to 1ffc\h

Default

0\h

Where Used

- A required parameter in m_block().
- An optional parameter in m_xact().

Description

Master and target access to the onboard 128 kByte memory. The memory access can only be done double word oriented. It is recommended to specify the start location with intaddr for read and write transactions.

Corresponding C-API Property

B_BLK_INTADDR used in the BestMasterBlockPropSet() command.

Example

```
{  
  ...  
  m_block(busaddr=b9000\h, buscmd=mem_write, intaddr=0100\h,  
          nod=100);  
  ...  
}
```

last

Long Form of Parameter

last[=<expression>]

Short Form of Parameter

last[=<expression>]

Values

0 or 1

Default

0

Where Used

An optional parameter in m_attr().

Description

The value 1 defines the last data phase of a burst. The master is forced to end the transaction. When no <expression> is specified with the parameter, then last is given a value of 1.

Corresponding C-API Property

B_M_LAST used in the BestMasterAttrPropSet() command.

Example

```
{
    ...
    m_attr(last); /* sets last to 1 */
    ...
}
```



lock

Longform of Parameter

lock=<expression>

Shortform of Parameter

lock=<expression>

Value

00\b or 11\b
or alias symbols

Table 30 “lock” Alias Symbols

Value	Alias Symbols	Description
00\b	unchange	keep the current LOCK# state unchanged
01\b	lock	forces the master to try an exclusive access
10\b	unlock	releases the LOCK# at the end of this transaction
11\b	hidelock	master performs an address phase, without releasing LOCK# , simulating an access to the locked target from another master



Default

10\b (unlock)

Table 31 Command dependent Default

When not set in command	Default
m_xact()	10\b
m_data(), m_last()	when set in m_xact(), then the value set there is the default, otherwise 10\b
m_attr	10\b

Where used

As an option in m_xact(), m_data(), m_last(), m_attr().

Description

When this option is set the master starts an exclusive access. The locked target remains locked until the next address phase in which the lock is de-asserted The following options are available.

Corresponding C-API Property

B_M_LOCK used in the BestMasterAttrPropSet() command.

Example

```
{  
  m_xact(.., lock); /* target locked */  
  m_data(..); /* exclusive access */  
  m_last(..); /* exclusive access */  
  
  m_xact(.., unchange); /* target remains locked */  
  m_data(..); /* exclusive access */  
  m_last(..); /* exclusive access */  
  
  m_xact(.., unlock); /* target unlocked */  
  m_data(..); /* access */  
  m_last(..); /* access */  
}
```

nofdwords

Long Form of Parameter

nofdwords=<expression>

Short Form of Parameter

nod=<expression>

Values

1 to 37767 (15 bit)
(0001\h to 7fff\h)

Default

1

Where Used

A required parameter in m_block().

Description

Number of double words (dwords) to be transferred by the block transfer.

Corresponding C-API Property

B_BLK_NOFDWORDS used in the BestMasterBlockPropSet() command.

Example

```
{
  ...
  m_block(bad=b9000\h, cmd=mem_write, iad=0100\h, nod=1000);
  ...
}
```



relreq

Long Form of Parameter

relreq[=<expression>]

Short Form of Parameter

rreq[=<expression>]

Values

0 or 1,
or alias symbol

Table 32 “relreq” Alias Symbols

Alias Symbol	Value
off	0
on	1

Default

Table 33 Command dependent Default

When not set in command	Default
m_xact()	0
m_data(), m_last()	when set in m_xact(), then the value set there is the default, otherwise 0
m_attr	0

Where Used

An optional parameter in m_xact(), m_data(), m_last(), and m_attr().

Description

The value 1 forces the master to release **REQ#** in the corresponding address phase. With the default value 0 the master will keep **REQ#** asserted as long as the intended action needs. When no <expression> is specified with the parameter, then relreq is given a value of 1.

Corresponding C-API Property

B_M_RELREQ used in the BestMasterAttrPropSet() command.

Example

```
{  
  ...  
  m_attr(relreq); /*sets relreq to 1 */  
  ...  
}
```

stepmode

Long Form of Parameter

stepmode[=<expression>]

Short Form of Parameter

stepmode[=<expression>]

Values

0 or 1,
or alias symbol

Table 34 “stepmode” Alias Symbols

Alias Symbol	Value
stable	0
toggle	1

Default

Table 35 Command dependent Default

When not set in command	Default
m_xact()	0
m_data(), m_last()	when set in m_xact(), then the value set there is the default, otherwise 0
m_attr	0

Where Used

An optional parameter in `m_xact()`, `m_data()`, `m_last()`, and `m_attr()`.

Description

The value 1 forces the master to perform 4 address steps in the address phase while switching the address from non-inverted to inverted state.

When no `<expression>` is specified with the parameter, then `stepmode` is given a value of 1.

When this parameter is set in `m_xact()` then it is used as default in `m_data()` and `m_last()`. If it is set in `m_data()`, `m_last()` and `m_attr` it overwrites the default value from `m_xact`. The value set is used if a new address phase is required, if no new address phase has to be performed then the parameter will be ignored.

Corresponding C-API Property

`B_M_STEPMODE` used in the `BestMasterAttrPropSet()` command.

Example

```
{  
    m_xact(buscmd=mem_read, busaddr=b8000\h, stepmode);  
    m_data();  
    m_last();  
}
```



term

Long Form of Parameter

term=<expression>

Short Form of Parameter

term=<expression>

Values

00\b or 11\b
or alias symbol

Table 36 “term” Alias Symbols

Value	Alias Symbols	Description
00\b	noterm	default is no termination
01\b	retry	forces a retry in the corresponding data phase
10\b	disconnect, or discon	forces a disconnect in the corresponding data phase
11\b	abort	forces a target abort in the corresponding data phase

Default

00\b

Where used

As an option in t_attr().

Description

When this option is set the current transaction is terminated.

Corresponding C-API Property

B_T_TERM used in the BestTargetAttrPropSet() command.

Example

```
{
  /* data write, target terminates with retry */
  t_attr(term = retry);

  /* target terminates with disconnect */
  t_attr(term = disconnect);

  /* data write, target terminates with abort */
  t_attr(term = abort);
}
```


waits

Long Form of Parameter

waits=<expression>

Short Form of Parameter

w=<expression>

Values

0 to 31

Default

Table 37 Command dependent Default

When not set in command	Default
m_xact()	0
m_data(), m_last()	when set in m_xact(), then the value set there is the default, otherwise 0
m_attr	0
t_attr	0

Where used

As an option in m_xact(), m_data(), m_last(), m_attr() and t_attr().

Description

If initiated by a master then **IRDY#** remains deasserted for <expression> clock cycles. If set within a target command then the assertion of **TRDY#** is delayed by <expression> clock cycles. A maximum of 31 wait cycles may be inserted.

Corresponding C-API Property

B_M_WAITS used in the BestMasterAttrPropSet() command.

Example

```
{  
  m_xact(buscmd=mem_write, busaddr=b8000\h);  
  m_data(data=86458642\h);  
  m_last(data=86468643\h, w=10); /* 10 wait cycles */  
}
```

waitmode

Long Form of Parameter

waitmode[=<expression>]

Short Form of Parameter

waitmode[=<expression>]

Values

0 or 1,
or alias symbol

Table 38 “waitmode” Alias Symbols

Alias Symbol	Value
stable	0
toggle	1

Default

Table 39 Command dependent Default

When not set in command	Default
m_xact()	0
m_data(), m_last()	when set in m_xact(), then the value set there is the default, otherwise 0
m_attr	0

Where Used

An optional parameter in `m_xact()`, `m_data()`, `m_last()`, and `m_attr()`.

Description

The value 1 forces the master to perform 4 data steps in the data phase, while switching the data value from non-inverted to the inverted state.

When no `<expression>` is specified with the parameter, then `waitmode` is given a value of 1.

Corresponding C-API Property

`B_M_WAITMODE` used in the `BestMasterAttrPropSet()` command.

Example

```
{  
    m_xact(buscmd=mem_write, busaddr=b8000\h);  
    m_data(data=86458642\h, waitmode);  
    m_last(data=86468643\h);  
}
```

wrpar

Long Form of Parameter

wrpar[=<expression>]

Short Form of Parameter

wp[=<expression>]

Value

0 or 1

Default

0

Where used

As an option in `t_attr()`.

Description

The value 1 inverts the parity bit for the target's data phase. It puts the wrong value of parity on **PAR** for **AD[31:0]** and **C/BE[3:0]** on the bus by inverting the **PAR** signal. The **PAR** comes 1 clock cycle after the corresponding **AD** and **C/BE** lines.

When no <expression> is specified with the parameter, then `dwrpar` is given a value of 1.

Corresponding C-API Property

`B_T_WRP` used in the `BestTargetAttrPropSet()` command.

Example

```
{  
  ...  
  t_attr(wrpar); /* sets wrpar to 1 */  
  ...  
}
```

Chapter 8 Programming Reference

This chapter contains an overview and a reference for all functions used by the C-API and the CLI

Objectives

C-API The C-API provides a programmatic interface to control the PCI Analyzer & Exerciser for automated test setups. It is possible to control several BEST devices using the C-API functions, regardless of which of the three possible controlling ports are used.

Command Line Interface (CLI) The CLI provides a means to use the C-API calls for simple interactive testing without using a C compiler. For typing convenience, each CLI command and associated parameters have an abbreviated form. The CLI is limited to one session handle.

Conventions

There are two types of parameters:

- Type (I) = Input parameter passed to the function
- Type (O) = Output parameter returned by the function.

For some parameters (e.g. the perr attribute) the parameter and value are optional. That means, if the parameter is typed to the command line without a value, the default for the value will be used. All functions return an error number.

Example:

```
MasterAttrPageProg waits=12 last=0      // this will be the same as perr=0
MasterAttrPageProg waits=12 last=0 perr  // this sets perr=1
```

Naming of Constants Capital letters
 Leading B_ to make them unique
 Example: B_E_FILEOPEN

Naming of Types Lower case letters
 leading 'b_', trailing 'type'
 Example: b_errtype

Naming of Function Calls Each function name starts with a capital letter
 Leading 'Best'
 Action is expressed by the last word(s) in the call
 Example: BestConnect

BestDevIdentifierGet ()

Call	b_errtype BestDevIdentifierGet (b_int32 vendor_id, b_int32 device_id b_int32 subsys_id, b_int32 *devid);
CLI equivalent	BestDevIdentifierGet vendor_id= <i>vendor_id</i> device_id= <i>device_id</i> subsys_id= <i>subsys_id</i>
CLI abbreviation	diget vendor= <i>vendor_id</i> dev= <i>device_id</i> subsys= <i>subsystem_id</i>
Description	This function returns the PCI systems identifier for one PCI exerciser card when using PCI as the controlling interface port. The passed back parameter devid is then used as the port number in BestOpen() when using B_PORT_PCI as the communication port (communication over the PCI bus). If multiple cards are plugged into the system, the number stored in the subsystem id register in the configuration space can be used to distinguish between different exerciser cards. As this function is based upon Standard PCI BIOS calls, it can only be used in systems which support a Standard PCI BIOS. For other systems, the user is responsible for providing both, the low level access functions to the configuration space of the exerciser card slot, and the device identifier.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
vendor_id	(I) vendor id of the exerciser card, default = 103C\h for HP
device_id	(I) device id for the exerciser card, default = 2925\h for HP E2925A exerciser
subsys_id	(I) subsystem id register. This register can be set with a C-API function to a specific exerciser identification number, which can then be used to distinguish between different instances of the exerciser in one system (default = 0).
*devid	(O) pointer, where the device identifier is stored.

BestOpen ()

Call	b_errtype BestOpen (b_handletype * handle, b_porttype port, b_int32 portnum);
CLI equivalent	No equivalent. BestOpen() is called from the CLI during start-up. After that, port and portname are constant during the complete CLI session.
CLI abbreviation	No equivalent.
Description	This function initializes the internal structures and variables. It checks the connection to the BEST card by performing a write and read to/from an onboard register. After calling BestOpen() you must call BestConnect() with the returned handle to use the session. This function must be called before calling any other function. It returns a handle for a session to be used by subsequent C-API functions. The purpose of this function is to identify one unique exerciser card and to declare the control path for the session (e.g RS232, PARALLEL, or PCI). It is possible to open multiple sessions for the same hardware (e.g. one RS232 and one PCI), however you cannot connect to more than one session at a time. You must perform a BestDisconnect() from one port before connecting to another. Multiple sessions for one hardware are not recommended. For an example, see “Opening and Closing the Connection to the Card” on page 66.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(O) Handle to identify the session, comparable to a file handle. This handle is used in all subsequent C-API function calls.
port	(I) This defines which communication mechanism is used to talk to the BEST card for the session. This can be RS232, Parallel Centronics or the PCI Bus itself. See table below.
portnum	(I) Identifies the specific port used to communicate. See “port and portnum” on page 195.

port and portnum

Port	Portnum	Description
B_PORT_RS232	B_PORT_COM1, B_PORT_COM2, B_PORT_COM3, B_PORT_COM4	Specifies one of four possible serial ports.
B_PORT_PARALLEL	B_PORT_LPT1, B_PORT_LPT2	Defines one of two parallel ports.
B_PORT_PCI_CONF	32 Bit	Identifier returned by function BestOpen () on page 194 in a system with PCI BIOS. If the system does not have a PCI BIOS then you must enter a specific system identifier to identify the BEST card.

BestRS232BaudRateSet ()

Call	b_errtype BestRS232BaudRateSet (b_handletype handle, b_int32 baudrate);
CLI equivalent	BestRS232BaudRateSet baudrate= <i>baudrate</i>
CLI abbreviation	brset baud= <i>baudrate</i>
Description	This function can be used to change the baudrate from the default of 9600 baud, to a value between 9600 and 57600 baud. For an example, see “Opening and Closing the Connection to the Card” on page 66.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session, comparable to a file handle
baudrate	(I) valid baudrate entries are (CLI abbreviations in brackets): ■ B_BD_9600 (9600) ■ B_BD_19200 (19200) ■ B_BD_38400 (38400) ■ B_BD_57600 (57600)

BestConnect ()

Call	b_errtype BestConnect (b_handletype handle);
CLI equivalent	BestConnect
CLI abbreviation	con
Description	This function is used to establish the link between the host and the BEST card, using the communication mechanism specified by the BestOpen() function. The BEST card is controlled by this interface exclusively until BestDisconnect() is called. As long as a connection has been established, connection requests from other ports are returned with a connect error. For information on multiple sessions, “BestOpen ()” on page 194. If the function cannot connect successfully it returns B_E_CONNECT. For an example, see “Opening and Closing the Connection to the Card” on page 66.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session

BestDisconnect ()

```
Call          b_errtype BestDisconnect (
                b_handletype handle
                );
```

CLI equivalent BestDiconnect

CLI abbreviation **discon**

Description	This function is used to close the link between the host and the BEST card. Disconnecting from one controlling interface allows a connection from another port.
--------------------	---

If you are using multiple sessions (e.g. one RS232 and one PCI), then you must ensure that the `BestsDisconnect()` is complete before doing a `BestConnect()` to another port. For information on multiple sessions, [“BestOpen \(\)” on page 194](#).

For an example, see [“Opening and Closing the Connection to the Card”](#) on page 66.

Return Value Error number or 0 if no error occurred, [“Return Values” on page 341](#).

handle (I) handle to identify the session

BestClose ()

Call	b_errtype BestClose(b_handletype handle);
CLI equivalent	No equivalent. Closing the CLI window executes BestClose() automatically.
Description	This function closes the session and frees any allocated memory. If the serial port was used, then it also resets the baudrate to 9600. For an example, see “Opening and Closing the Connection to the Card” on page 66.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341. .
handle	(I) handle that identifies the session.

BestTestProtErrDetect ()

Call	b_errtype BestTestProtErrDetect (b_handletype handle);
CLI equivalent	BestTestProtErrDetect
CLI abbreviation	testpedet
Description	This function sets up the analyzer to behave as a PCI protocol error checker. It performs the following onboard actions: ■ clears the observer status register ■ clears the OBS_RUN and TRC_RUN bits in the BEST status register. ■ sets the analyzer trigger pattern to trigger on protocol errors ■ starts the protocol observer and analyzer The status is displayed by the Hex Display and can be read out using the BestStatusRegGet () on page 295.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341 .
handle	(I) handle to identify the session

BestTestResultDump ()

Call	b_errtype BestTestResultDump (b_handletype handle, b_charptrtype filename);
CLI equivalent	BestTestResultDump
CLI abbreviation	testrdump file=filename
Description	This function saves the analyzer and observer status, including compare errors, in one file (<filename>.rpt), and the trace memory content in another file (<filename>.wfm). The trace memory file content can be post processed using the graphical user interface.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
*filename	(I) char pointer to the path or filename.

BestTestPropSet ()

Call

b_errtype BestTestPropSet (
 b_handletype handle,
 b_testproptype testprop,
 b_int32 value
);

CLI equivalent

BestTestPropSet testprop=*testprop* value=*value*

CLI abbreviation

testprpset prop=*testprop* val=*value*

Description

This function sets a test property, used by a test function.

Return Value

Error number or 0 if no error occurred, [“Return Values” on page 341.](#)

handle

(I) handle to identify the session

testprop

(I) specifies the property to be set, see table below

value

(I) value the property is set to, see table below

b_testproptype

Properties/ (CLI abbreviation)	Values/ (CLI abbreviations)	Description
B_TST_BANDWIDTH (bw)	0 .. 100 (default 50)	Percentage of bus bandwidth requested.
B_TST_BLKLENGTH (blklen)	1/ .. 64k , default 8192.	Specifies the number of bytess for one block to be used as basis for the traffic. (dword aligned)

B_TST_DATAPATTERN (dpat)	B_DATAPATTERN_RANDOM (dprandom)/default	Sets a random data pattern for the tests.
	B_DATAPATTERN_FIX (dpfix)	Sets the content of the data buffer to be used by the test to 00000000\h.
	B_DATAPATTERN_TOGGLE (dptoggle)	Sets the content of the data buffer to alternate 00000000\h and FFFFFFFF\h.
B_TST_PROTOCOL (prot)	B_PROTOCOL_LITE (lite) / default	Sets the protocol variation to stress the system as little as possible.
	B_PROTOCOL_MEDIUM (medium)	Generate medium protocol stress.
	B_PROTOCOL_HARD (hard)	Generates maximum protocol stress.
B_TST_COMPARE (comp)	0 (default) / 1	1 forces the test function to do an onboard compare after a read.
B_TST_STARTADDR (start)	32 Bit default 00000000\h	sets the start address (dword aligned)
B_TST_NOBYTES (nob)	32Bit default 4	Sets the blocksize for the test (dword aligned).
B_TST_SOURCEADDR (source)	32 Bit default 00000000\h	Source address (dword aligned)
B_TST_DESTINADDR (dest)	32 Bit default 00000000\h	Destination address (dword aligned)
B_TST_TIMEDIST (timedist)	32 Bit default 1000	Time difference in ms between two INTA events
B_TST_TIMELIMIT (timelimit)	32 Bit default 1000	Time limit for the onboard interrupt service latency checker. The latency checker sets the latency error detected bit in the BestStatusRegister if the condition has been violated.

BestTestPropDefaultSet ()

Call	b_errtype BestTestPropSet (b_handletype handle,);
CLI equivalent	BestTestPropDefaultSet
CLI abbreviation	testprpdefset
Description	This function sets all the test properties to their default values. The default values are shown in section b_testproptype on page 202 .
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341 .
handle	(I) handle to identify the session

BestTestRun ()

Call	b_errtype BestTestRun (b_handletype handle, b_int32 testcmd);
CLI equivalent	BestTestRun testcmd= <i>testcmd</i>
CLI abbreviation	testrun cmd= <i>testcmd</i>
Description	Starts the test function, which is specified by the test command (testcmd). The test runs once or loops infinitely, depending on the B_MGEN_REPEATMODE property. If the B_TST_COMPARE compare property is set, the test stops execution as soon as a data compare error occurs.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
testcmd	(I) The test command, See “testcmd” on page 206.

testcmd

Values/ (CLI abbreviations)	Description	Test properties utilized by this command
B_TSTCMD_TRAFFICMAKE (trafficmake)	Performs writes to its own target, thus consuming bus bandwidth.	B_TST_BANDWIDTH B_TST_BLKLENGTH B_TST_DATAPATTERN B_TST_PROTOCOL
B_TSTCMD_WRITEREAD (writeread)	Performs writes and reads to a system memory resource, specified by the start address	B_TST_BANDWIDTH B_TST_BLKLENGTH B_TST_DATAPATTERN B_TST_PROTOCOL B_TST_COMPARE B_TST_STARTADDR B_TST_NOBYTES
B_TSTCMD_BLOCKMOVE (blockmove)	Moves a block of data from one system memory address to another by intermediately copying it to the internal data buffer.	B_TST_BANDWIDTH B_TST_BLKLENGTH B_TST_DATAPATTERN B_TST_PROTOCOL B_TST_COMPARE B_TST_SOURCEADDR B_TST_DESTINADDR B_TST_NOBYTES
B_TSTCMD_READ (read)	Performs reads from a system memory resource.	B_TST_BANDWIDTH B_TST_BLKLENGTH B_TST_PROTOCOL B_TST_STARTADDR B_TST_NOBYTES

BestMasterBlockPageInit ()

Call	b_errtype BestMasterBlockPageInit (b_handletype handle, b_int32 page_num);
CLI equivalent	BestMasterBlockPageInit [page_num= <i>page_num</i>]
CLI abbreviation	mbpginit [page= <i>page_num</i>]
Description	This function initializes a master block transaction page, and sets the current block pointer to the beginning of the page. This function must be called once before a page can be programmed. The HP E2925A exerciser provides 16 block pages with 16 block entries per page. Pages are automatically concatenated when programmed accross page boundaries. NOTE: This function will fail if it is called while a transaction is running. See also “C-API Master Programming Model” on page 96 For an example, see “Creating Master Transactions” on page 68.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
page_num	(I) The page number initialized. The block memory consists of 16 pages, therefore the page_num value has to be between 0 and 0xF. Page 0 is used by the higher level C-API functions, and cannot be overwritten by the user. CLI:default = 1.

BestMasterBlockPropDefaultSet ()

```
Call      b_errtype BestMasterBlockPropDefaultSet (
          b_hndletype      handle,
          );
```

CLI equivalent BestMasterBlockPropDefaultSet

CLI abbreviation mbprpdefset

Description	This function is used to set the block preparation register to the default values. The block preparation register is written to the current block by the BestMasterBlockProg() command. See also “C-API Master Programming Model” on page 96
--------------------	--

For an example, see “Creating Master Transactions” on page 68.

Return Value	Error number or 0 if no error occurred, “Return Values” on page 341 .
---------------------	---

handle (I) handle that identifies the session

Property	Value	Description
B_BLK_BUSADDR	0	PCI Bus address for the transfer
B_BLK_BUS_CMD	BUS_CMD_MEM_READ	PCI bus command
B_BLK_INTADDR	0	The BEST internal address for the transfer
B_BLK_BYTEN	0	The BYTEN value for the transfer
B_BLK_NOFDWORDS	1	The number of transfers
B_BLK_ATTRPAGE	0	The attribute page specifying protocol behavior

BestMasterBlockPropSet ()

Call

b_errtype BestMasterBlockPropSet (

b_handletype handle,

b_blkproptype blk_prop,

b_int32 value

);

CLI equivalent

BestMasterBlockPropSet blk_prop=*blk_prop* value=*value*

CLI abbreviation

mbprpset prop=*blk_prop* val=*value*

Description

This function is used to set an individual master block property (e.g. bus addresses) in the block preparation register. After all master block properties for a block transfer are set in the block preparation register, the complete block can be programmed into page memory using the BestMasterBlockProg() function.

The block transactions defined in the block preparation register may be run using the BestMasterBlockRun() function. Blocks programmed into page memory may be run using the BestMasterBlockPageRun() function.

Once programmed, the master block properties are stored on the BEST board. That means the property remains unchanged until it is reprogrammed.

For an example, [see “Creating Master Transactions” on page 68.](#)

[See also “C-API Master Programming Model” on page 96](#)

Return Value

Error number or 0 if no error occurred, [“Return Values” on page 341..](#)

handle

(I) handle that identifies the session

blk_prop

(I) enumerated type, specifying the master block property to be set.
[See “b_blkproptype” on page 210.](#)

value

(I) value to which the attribute property is set.

b_blkproptype

Properties/ (CLI abbreviation)	Values / (CLI abbreviation)	Description
B_BLK_BUSADDR (bad)	32Bit	specifies the physical PCI bus address, used as the starting address for the block transfer.
B_BLK_BUSCMD (cmd)		specifies the PCI bus command for the block transfer. (C/BE#[3:0] for address phase)
	B_CMD_INT_ACK (int_ack)	0x0
	B_CMD_SPECIAL (special)	0x1
	B_CMD_IO_READ (io_read)	0x2
	B_CMD_IO_WRITE (io_write)	0x3
	B_CMD_RESERVED_4 (reserved_4)	0x4
	B_CMD_RESERVED_5 (reserved_5)	0x5
	B_CMD_MEM_READ (mem_read)	0x6 (Default)
	B_CMD_MEM_WRITE (mem_write)	0x7
	B_CMD_RESERVED_8 (reserved_8)	0x8
	B_CMD_RESERVED_9 (reserved_9)	0x9
	B_CMD_CONFIG_READ (config_read)	0xA
	B_CMD_CONFIG_WRITE (config_write)	0xB
	B_CMD_MEM_READMULTIPLE, (readmultiple)	0xC
	B_CMD_MEM_READLINE (readline)	0xE
	B_CMD_MEM_WRITEINVALIDATE (writeinvalidate)	0xF
B_BLK_BYTEN (ben)	0x0 .. 0xF	PCI byte enables
B_BLK_INTADDR (iad)	0x0 .. 0x1FFFC	Dword-aligned byte address offset at the onboard data memory. See “Decoders and Internal Data Memory Model” on page 103.

B_BLK_NOFDWORDS (nod)	15Bit (default = 1)	Number of dwords to be transferred by the block transfer. Note: Which bytes are transferred is dependent on the byten enables.
B_BLK_ATTRPAGE (apage)	0(default) .. 255	Selects a master attribute page to define a PCI protocol behavior for the block.
B_BLK_COMPFLAG (cflag)	0(default)/1	A value of 1 means, that after execution of the block transfer, the data starting at B_BLK_INTADDR will be compared with the data starting at B_BLK_COMPOFFS. The result of the comparison is stored in the BestStatusRegister. The block transfer must be executed with the BestMasterBlockPageRun () function
B_BLK_COMPOFFS (coffs)	0(default) .. 0x1FFFC	Dword-aligned compare offset, see above.

BestMasterAllBlock1xProg ()

Call	b_errtype BestMasterAllBlock1xProg (b_handletype handle, b_int32 busaddr, b_int32 buscmd, b_int32 byten, b_int32 intaddr, b_int32 nofdwords, b_int32 attrpage, b_int32 compflag, b_int32 compoffset);		
CLI equivalent	BestMasterAllBlock1xProg	busaddr= <i>busaddr</i> buscmd= <i>buscmd</i> nofdwords= <i>nofdwords</i> attrpage= <i>attrpage</i> compoffset= <i>compoffset</i>	
CLI abbreviation	mab1xprog	bad= <i>busaddr</i> cmd= <i>buscmd</i> ben= <i>byten</i> iad= <i>intaddr</i> apage= <i>attrpage</i> cflag= <i>compflag</i> coffs= <i>compoffset</i> nod= <i>nofdwords</i>	
Description	This function is used program a complete set of block properties for the HP E2925A exerciser to the current block page. This function is a convenience function and does not add functionality to the C-API. This function calls BestMasterBlockPropDefaultSet(), then sets all properties by calling BestMasterBlockPropSet() once per property, and then calls BestMasterBlockProg(). NOTE: This function will fail if it is called while a transaction is running. See also “C-API Master Programming Model” on page 96		
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.		
handle	(I) handle that identifies the session		

Parameters

The parameters are identical to the block property values describes in [section BestMasterBlockPropSet \(\) on page 209](#)

BestMasterBlockProg ()

```

Call          b_errtype BestMasterBlockProg (
                    b_handletype      handle,
                    );

```

CLI equivalent BestMasterBlockProg

CLI abbreviation mbprog

Description	Calling this function programs the block attributes for one block of PCI transactions contained in the block preparation register to the current block page. The block preparation register is programmed with all attributes using the BestMasterBlockPropSet() function prior to calling this function.
--------------------	--

After programming the block, the block pointer is incremented by 1, so that it points to the next block in the current page. Successive calls of `BestMasterBlockProg()` can be used to program a linear sequence of block transfers.

For an example, see “Creating Master Transactions” on page 68.

NOTE: This function will fail if it is called while a transaction is running.

See also “C-API Master Programming Model” on page 96

handle (I) handle that identifies the session.

Return Value Error number or 0 if no error occurred, [“Return Values” on page 341](#).

BestMasterBlockPageRun ()

```
Call          b_errtype BestMasterBlockPageRun (
                b_handletype      handle,
                b_int32            page_num
                );
```

CLI equivalent `BestMasterBlockPageRun page_num=page_num`**CLI abbreviation** mbpgrun page=*page_num*

Description	This function runs the block page specified by <code>page_num</code> .
--------------------	--

The master runs each block within the page in sequence. Each is run corresponding to the run condition properties programmed previously using the `BestMasterGenPropSet()` function.

The master starts the transfers on the bus corresponding to the run condition properties set previously using the `BestMasterGenPropSet()` function.

The function returns as soon the block transfer has started. To ensure that a page run has completed before disconnecting poll the status of the master using `BestStatusRegGet()` until the master is inactive.

If a master abort occurs a compare error is generated, and if the compare flag is set execution stops.

For an example, see [“Creating Master Transactions”](#) on page 68.

NOTE: This function will fail if it is called while a transaction is running.

Return Value	Error number or 0 if no error occurred, “Return Values” on page 341..
---------------------	---

handle (I) handle to identify the session

page_num (I) block page that is executed. All blocks defined in the page are executed in sequence.

BestMasterStop ()

```
Call          b_errtype BestMasterStop (
                b_handletype      handle,
                );
```

CLI equivalent BestMasterStop

CLI abbreviation mstop

Description	This function stops the current action of the master. The master stops the current transaction immediately after completing the current data transfer.
--------------------	--

Return Value	Error number or 0 if no error occurred, “Return Values” on page 341..
---------------------	---

handle (I) handle to identify the session

BestMasterAttrPageInit ()

```

Call          b_errtype BestMasterAttrPageInit (
                                b_handletype      handle,
                                b_int32            page_num
                                );

```

CLI equivalent `BestMasterAttrPageInit page_num=page_num`

CLI abbreviation mapginit page=*page_num*

Description	This function initializes a master attribute memory page and sets the programming pointer to the beginning of the specified page.
--------------------	---

This function must be called once before an attribute page can be programmed.

Note:Running a block page does not move the programming pointer.

Future exerciser hardware will have a maximum of 256 lines or phases each for master and target attributes, with mechanisms for repeating/ looping phases to maximize memory usage. If you wish to maintain compatibility with future exerciser hardware you should not use more than 256 protocol attribute phases/lines.

For an example, see [“Creating Master Transactions”](#) on page 68.

NOTE: This function will fail if it is called while a transaction is running.

Return Value	Error number or 0 if no error occurred, “Return Values” on page 341..
---------------------	---

handle (I) handle to identify the session

page_num	(I) The number of the memory page to initialize. The attribute memory has 256 page entry points. Each page can contain up to 32 phases and can be concatenated. Page zero is the default page, and cannot be overwritten by the user. Valid entries are therefore 1 to 255.
-----------------	---

BestMasterAttrPtrSet ()

Call	b_errtype BestMasterAttrPtrSet(b_handletype handle, b_int32 page_num, b_int32 offset);
CLI equivalent	BestMasterAttrPtrSet page_num= <i>page_num</i> offset= <i>offset</i>
CLI abbreviation	maptrset page= <i>page_num</i> offs= <i>offset</i>
Description	This function is used to move the master attribute programming pointer to any offset relative to the start of the page. Use this function to set the pointer to any data phase within attribute memory that you want to program. Although attribute memory is organized into 256 pages of 32 lines (phases) each, pages may be programmed up to any offset within the limits of the attribute memory size. However, performing a BestMasterAttrPageInit() will initialize the specified page even if it has already been programmed. It is up to the programmer to take care of the attribute memory structure. Other functions which move the attribute programming pointer are: BestMasterAttrPageInit () on page 218, moves it to the start of a page BestMasterAttrPhaseProg () on page 227, increments it to the next phase BestMasterAllAttr1xProg () on page 225, increments it to the next phase
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	handle that identifies the session
page_num	(I) number of the attribute page to which the pointer should be set. range 0 to 255
offset	(I) offset relative to the start of the page

BestMasterAttrPropDefaultSet ()

```

Call          b_errtype BestMasterAttrPropDefaultSet (
                                b_handletype      handle,
                                );

```

CLI equivalent BestMasterAttrPropDefaultSet

CLI abbreviation maprpdefset

Description	This function is used to set the master attribute properties stored in the attribute preparation register to their default values.
--------------------	--

The default values are then written to the line pointed to by the attribute programming pointer with the `BestMasterAttrPhaseProg()` function. The properties and their default values are described in [section `BestMasterAttrPropSet \(\)` on page 221](#)

For an example, [see “Creating Master Transactions” on page 68.](#)

Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
---------------------	--

handle (I) handle that identifies the session

BestMasterAttrPropSet ()

Call

b_errtype BestMasterAttrPropSet (

b_handletype handle,
b_mattrproptype mattrprop,
b_int32 value
);

CLI equivalent

BestMasterAttrPropSet mattrprop=*mattrprop* value=*value*

CLI abbreviation

maprpset prop=*mattrprop* val=*value*

Description

This function is used to set an individual master attribute address or data phase property (e.g. number of waits) in the attribute preparation register. After all attribute properties for a dataphase are set, the complete phase attributes can be programmed into page memory using the BestMasterAttrPhaseProg() function. The properties stored in the attribute preparation register are used only for programming attribute page memory. They are not used as attributes when MasterBlockRun() is used. Once programmed, the master attribute properties are stored on the BEST board. That means the property remains unchanged until it is reprogrammed.

For an example, [see “Creating Master Transactions” on page 68.](#)

Return Value

Error number or 0 if no error occurred, [“Return Values” on page 341..](#)

handle

(I) handle that identifies the session

mattrprop

(I) specifyies the master attribute property to be set. [See “b_mattrproptype” on page 221.](#)

value

(I) value to which the attribute property should be set.

b_mattrproptype

Properties/ (CLI abbreviation)	Values	Description
B_M_DOLOOP (loop)	0(default)/1	1 sets the loop bit property, which forces the attribute structure to restart at the beginning of the page

B_M_WAITS (w)	0(default) .. 31	number of waits
B_M_LAST (last)	0(default)/1	1 defines the last data phase of a burst
B_M_DPERR (dperr)	0(default)/1	1 sets PERR# two clocks after the corresponding data phase, command register bit 6 must also be set.
B_M_DSERR (dserr)	0(default)/1	1 sets SERR# in the corresponding data phase
B_M_APERR (aperr)	0(default)/1	In an address phase, if B_BOARD_PERREN (page 318) and B_BOARD_SERREN (page 318) are set, aperr = 1 signals an address parity error using SERR# 2 cycles after this address phase. This is an address phase attribute.
B_M_DWRPAR (dwp)	0(default)/1	1 inverts the parity bit for the data phase
B_M_AWRPAR (awp)	0 (default)/1	1 inverts the parity bit in the corresponding address phase.
B_M_RELREQ (rreq)	B_DRELREQ_ON (on, 1)	forces the master to release REQ# in the corresponding data phase
	B_DRELREQ_OFF (off, 0)/ default	the master will keep REQ# asserted as long as the intended action needs.
B_M_STEPMODE (stepmode)	B_STEPMODE_STABLE (stable, 0)	normal address phase
	B_STEPMODE_TOGGLE (toggle, 1)	the master performs 4 address steps in the address phase, while switching the address from non-inverted to inverted state.
B_M_WAITMODE (waitmode)	B_WAITMODE_STABLE (stable, 0)	normal data phase. Waits are determined by the waits parameter
	B_WAITMODE_TOGGLE (toggle, 1)	the master performs 4 data steps in the data phase, while switching the data value from non-inverted to the inverted state.

B_M_LOCK (lock)	B_LOCK_LOCK (lock, 1)	forces the master to try an exclusive access.
	B_LOCK_HIDELOCK (hidelock, 3)	the master performs an address phase, without releasing LOCK#, simulating an access to the locked target from another master.
	B_LOCK_UNCHANGE (unchange, 0)	keep the current LOCK# state unchanged
	B_LOCK_UNLOCK (unlock, 2) default	releases the LOCK# at the end of this transaction.

BestMasterAttrPropGet ()

Call	b_errtype BestMasterAttrPropGet (b_handletype handle, b_mattrproptype mattrprop, b_int32 *value);
CLI equivalent	BestMasterAttrPropGet mattrprop= <i>mattrprop</i> The CLI returns the property value to the CLI window.
CLI abbreviation	maprpget prop= <i>mattrprop</i>
Description	This function reads back a master attribute property from the attribute preparation register into the memory location specified by *value.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle that identifies the session
mattr	(I) specifies the master attribute property to be read back. See also “b_mattrproptype” on page 221
*value	(O) pointer to the attribute property value.

BestMasterAllAttr1xProg ()

Call	b_errtype BestMasterAllAttr1xProg (b_handletype handle, b_int32 doloop b_int32 waits, b_int32 last, b_int32 dperr, b_int32 dserr, b_int32 aperr, b_int32 dwrpar, b_int32 awrpar, b_int32 drelreq, b_int32 stepmode, b_int32 waitmode, b_int32 lock);		
CLI equivalent	Best MasterAllAttr1xProg doloop= <i>doloop</i> waits= <i>waits</i> last= <i>last</i> dperr= <i>dperr</i> dserr= <i>dserr</i> aperr= <i>aperr</i> dwrpar= <i>dwrpar</i> awrpar= <i>awrpar</i> drelreq= <i>drelreq</i> stepmode= <i>stepmode</i> waitmode= <i>waitmode</i> lock= <i>lock</i>		
CLI abbreviation	maa1xprog	loop= <i>doloop</i> w= <i>waits</i> last= <i>last</i> dperr= <i>dperr</i> dserr= <i>dserr</i> aperr= <i>aperr</i> dwp= <i>dwrpar</i> awp= <i>awrpar</i> drreq= <i>drelreq</i> sm= <i>stepmode</i> wm= <i>waitmode</i> lock= <i>lock</i>	
Description	This function is used to program one complete line of master attribute properties to the current attribute page. This function is a convenience function and does not add functionality to the C-API. It calls the BestMasterAttrPropDefaultSet() function, then sets all properties by calling BestMasterAttrPropSet () on page 221 once per property, and then calls BestMasterAttrPhaseProg() to program the line (phase). See also “b_mattrproptype” on page 221 NOTE: This function will fail if it is called while a transaction is running.		
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.		

handle (I) handle that identifies the session

Call	<code>b_errtype BestMasterAttrPhaseProg (</code> <code>b_handletype handle,</code> <code>);</code>
CLI equivalent	<code>BestMasterAttrPhaseProg</code>

Description	This function programs the attributes for one PCI data phase to the memory location defined by the current attribute programming pointer. It uses the master attribute properties that have been set in the attribute preparation register.
--------------------	---

The default attribute value for the loop bit is 0, which means that if you have less attribute phases than master block data phases you must remember to set the last phase loop bit attribute to 1. However, when the attribute memory page is initialized all phases are set to the default attributes, with the exception of the loop bit which is set. This means that if you forget to set the loop bit in the last phase the attribute phases will loop but with one more phase than was originally programmed.

NOTE: This function will fail if it is called while a transaction is running.

HP E2920 Series

BestMasterAttrPhaseRead ()

```
Call          b_errtype BestMasterAttrPhaseRead (
                b_handletype      handle,
                );
```

CLI equivalent	BestMasterAttrPhaseRead
-----------------------	-------------------------

CLI abbreviation maphread

Description	Reads the attributes from the current master attribute memory page location into the attribute preparation register.
--------------------	--

NOTE: This function will fail if it is called while a transaction is running.

Return Value Error number or 0 if no error occurred, [“Return Values” on page 341](#).

BestMasterGenPropSet ()

Call	b_errtype BestMasterGenPropSet (b_handletype handle, b_mastergenproptype mastergenprop, b_int32 value);
CLI equivalent	BestMasterGenPropSet mastergenprop= <i>mastergenprop</i> value= <i>value</i>
CLI abbreviations	mgprpset prop= <i>mastergenprop</i> val= <i>value</i>
Description	This function sets a generic master run property. Once set, generic properties don't change during consecutive block runs. Generic run properties, set the run mode (immediate or delayed) and master latency timer. For more information on Latency Timer, “Master Latency Timer” on page 101.. For more information on Master Conditional Start, “Master Conditional Start” on page 102.. For an example, see “Creating Master Transactions” on page 68. NOTE: This function will fail if it is called while a transaction is running.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341..
handle	(I) handle to identify the session.
mastergenprop	(I) the property to be set, see “b_mastergenproptype” on page 230.
value	(I) value the property is set to.

b_mastergenproptype

Properties/ (CLI abbreviation)	Values/ (CLI abbreviations)	Description
B_MGEN_RUNMODE (runmode)	B_RUNMODE_IMMEDIATE (immediate, 0) / default	Sets the master to start without waiting on the master start condition.
	B_RUNMODE_WONDELAY (wondelay, 1)	Sets the master to wait until the master trigger pattern occurs, and the delay counter expires.
B_MGEN_REPEATMODE (repmode)	B_REPEATMODE_SINGLE (single, 1) / default	Programs the master to perform the Run one time.
	B_REPEATMODE_INFINITE (infinite, 0)	Programs the master to repeat Run until BestMasterStop () on page 217 is called.
B_MGEN_DELAYCTR (delayctr)	16 Bit, default = 0	Number of PCI clocks, between the occurrence of the conditional start pattern and the start of the master.
B_MGEN_TIMER (timer)	0 .. 10 000ms default=0	Time in ms between the occurrence of the master conditional start pattern and the start of the master.
B_MGEN_LATMODE (latmode)	B_LATMODE_OFF, (off) / default	Switches the latency timer off.
	B_LATMODE_ON	Switches the latency timer on.
B_MGEN_LATCTR (latctr)	0 to 255 clocks / default = 0	Sets the latency timer value.
B_MGEN_MWIENABLE (mwien)	0 / default, 1	Sets memory write and invalidate enable bit in command register of configuration space.
B_MGEN_MASTERENABLE (men)	0 / default, 1	Sets memory master enable bit in command register of configuration space.

BestMasterGenPropGet ()

```
Call          b_errtype BestMasterGenPropGet (
                b_handletype      handle,
                b_mastergenproptype mastergenprop,
                b_int32             *value
                );
```

CLI equivalent `BestMasterGenPropGet mastergenprop=mastergenprop`

CLI abbreviation `mgprpget prop=mastergenprop`

Description	This function reads master generic properties.
--------------------	--

NOTE: This function will fail if it is called while a transaction is running.

Return Value Error number or 0 if no error occurred, [“Return Values” on page 341](#)..

handle (I) handle to identify the session

mastergenprop (I) the property to get, [see “b_mastergenproptype” on page 230.](#)

*** value** (O) pointer to the returned property value

BestMasterCondStartPattSet ()

Call	<pre>b_errtype BestMasterCondStartPattSet (b_handletype handle, b_charptrtype pattern);</pre>
Description	This function sets the master conditional start pattern (10X). This function allows you to conditionally start the master based on a bus event. For an example, see “Creating Master Transactions” on page 68. NOTE: This function will fail if it is called while a transaction is running.
CLI equivalent	BestMasterCondStartPattSet pattern=" <i>pattern</i> "
CLI abbreviation	mcpset patt=" <i>pattern</i> "
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
pattern	(I) The pattern string that defines the compare pattern. Please refer to the chapter “Pattern Terms” on page 123. for details on pattern syntax.

BestTargetGenPropSet ()

Call	<pre>b_errtype BestTargetGenPropSet (b_handletype handle, b_targetgenproptype targetgenprop, b_int32 value);</pre>
CLI equivalent	BestTargetGenPropSet targetgenprop= <i>targetgenprop</i> value= <i>value</i>
CLI abbreviation	tgprpset prop= <i>targetgenprop</i> val= <i>value</i>
Description	This function sets a generic target run property. Once set, generic properties don't change during consecutive target accesses. For an example, see “Creating Target Transactions” on page 75.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
targetgenprop	(I) the property to be set, see “b_targetgenproptype” on page 235.
value	(I) value the property is set to, see “b_targetgenproptype” on page 235.

b_targetgenproptype

Properties/ (CLI abbreviation)	Values/ (CLI abbreviations)	Description
B_TGEN_RUNMODE (runmode)	B_RUNMODE_ADDRRESTART (addrrestart, 0)	Sets the target attribute structure to restart from the beginning of the page with every address phase.
	B_RUNMODE_SEQUENTIAL (sequential, 1), default	Sets the target to loop the attribute page only at the end of the page, thus providing a kind of random attribute set with respect to the address phases.
B_TGEN_MEMSPACE (memspace)	0 (default) / 1	Sets the Memory Space bit in the Configuration Space Command Register (bit 1). It is normally the job of the system configuration routine to enable/disable this bit during system initialization. The memory space decoders are not enabled unless this bit is set.
B_TGEN_IOSPACE (iospace)	0 (default) / 1	Sets the IO Space bit in the Configuration Space Command Register (bit 0). It is normally the job of the system configuration routine to enable/disable this bit during system initialization. The IO space decoders are not enabled unless this bit is set.
B_TGEN_ROMENABLE (romenable)	0 (default) / 1	A value 1 enables decoding of the expansion ROM

BestTargetGenPropGet ()

Call	b_errtype BestTargetGenPropGet (b_handletype handle, b_targetgenproptype targetgenprop, b_int32 *value);
CLI equivalent	BestTargetGenPropGet targetgenprop= <i>targetgenprop</i>
CLI abbreviation	tgprpget prop= <i>targetgenprop</i>
Description	This function reads master generic properties See “b_targetgenproptype” on page 235. For an example, see “Creating Target Transactions” on page 75.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
targetgenprop	(I) the property to get.
*value	(O) pointer to the returned value



BestTargetGenPropDefaultSet ()

Call	b_errtype BestTargetGenPropDefaultSet (b_handletype handle,);
CLI equivalent	BestTargetGenPropDefaultSet
CLI abbreviation	tgprpdefset
Description	This function sets target generic properties to their default values. See “b_targetgenproptype” on page 235. For an example, see “Creating Target Transactions” on page 75.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session

BestTargetDecoderPropSet ()

Call	<pre>b_errtype BestTargetDecoderPropSet (b_handletype handle, b_decproptype decprop, b_int32 value);</pre>
CLI equivalent	<code>BestTargetDecoderPropSet decprop=<i>decprop</i> value=<i>value</i></code>
CLI abbreviation	<code>tdprpset prop=<i>decprop</i> val=<i>value</i></code>
Description	This function is used to set the properties of a decoder. After all properties for a particular decoder are set they are programmed using the BestTargetDecoderProg () function. To enable a decoder set the size to a non zero value. The card will then respond to decoded master accesses according to the base address (B_DEC_BASEADDR). For more information “Target Programming” on page 103. For an example, see “Creating Target Transactions” on page 75.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session.
decprop	(I) Defines the property to be set, see “b_decproptype” on page 239.
value	(I) Value written to the specified property, see “b_decproptype” on page 239.

b_decproptype

Properties/ (CLI abbreviation)	Affects decoder	Values / (CLI abbreviation)	Description
B_DEC_MODE (mode)	1 - 6	B_MODE_MEM (mem) 0	Sets the specified decoder to respond to memory commands, valid for decoders 1 and 2.
		B_MODE_IO (io) 1	Sets the specified decoder to respond to I/O commands, valid for decoders 2 and 3.
B_DEC_SIZE (size)	1	0 [disabled], 12 to 24	value is the power of 2 exponent for decoders1-3 programming registers in I/O space. expansion ROM 256kb config space 256 bytes
	2	0 [disabled], 4 to 16 (I/O)	
	3	0 [disabled], 6 to 16 (mem)	
	7	0 [disabled], 5	
B_DEC_BASEADDR (base)	8	0 [disabled], 18	PCI base address, the address must have the same granularity as the programmed size.
		0 [disabled], 1 [enabled]	
B_DEC_SPEED (speed)	1,2	B_DSP_MEDIUM (medium) 1	Sets decoding speed to medium, valid for decoders 1 and 2.
		B_DSP_SLOW (slow) 0	Sets decoding speed to slow, valid for decoders 1 and 2.
B_DEC_LOCATION (loc)	1 - 6	B_LOC_SPACE32 (space32) 0	If "mode=mem", sets to 32 bit address space
		B_LOC_BELOW1MEG (below1meg) 2	If "mode=mem", sets to below 1 Mb address space
		B_LOC_SPACE64 (space64) 4	If "mode=mem", sets to 64 bit address space
B_DEC_PREFETCH (prefetch)	1 - 6	0 (default) / 1	If "mode=mem",sets "prefetch" bit

BestTargetDecoder1xProg ()

Call	b_errtype BestTargetDecoder1xProg (b_handletype handle, b_int32 decoder_num, b_int32 mode, b_int32 size, b_int32 base, b_int32 speed b_int32 location b_int32 prefetch);
CLI equivalent	BestTargetDecoder1xProg decoder_num=<i>decoder_num</i> size=<i>size</i> mode=<i>mode</i> base=<i>base_addr</i> speed=<i>speed</i> location=<i>location</i> prefetch=<i>prefetch</i>
CLI abbreviation	td1xprog dec=<i>decoder_num</i> size=<i>size</i> mode=<i>mode</i> base=<i>base_addr</i> speed=<i>speed</i> loc=<i>location</i> prefetch=<i>prefetch</i>
Description	This function sets and programs all properties for the specified decoder in one function call. This is a convenience function, based on the property set function. For a description of property types and possible values “b_decproptype” on page 239. For an example, see “Creating Target Transactions” on page 75. NOTE: This function will fail if it is called while a transaction is running.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
decoder_num	(I) the decoder to program (1 - 8).

BestTargetDecoderPropGet ()

Call	<pre>b_errtype BestTargetDecoderPropGet (b_handletype handle, b_decproptype decprop, b_int32 *value);</pre>
CLI equivalent	BestTargetDecoderPropSet decprop= <i>decprop</i>
CLI abbreviation	tdprpset prop= <i>decprop</i>
Description	This function is used to read back a decoder property from the decoder preparation register into a host memory variable. For a description of property types and possible values “b_decproptype” on page 239. <u>NOTE:</u> This function will fail if it is called while a transaction is running.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	handle to identify the session, comparable to a file handle
decprop	(I) Defines the property to get, see “b_decproptype” on page 239.
*value	(O) pointer to returned property value.

BestTargetDecoderProg ()

Call	b_errtype BestTargetDecoderProg (b_handletype handle, b_int32 decoder_num,);
CLI equivalent	BestTargetDecoderProg decoder_num= <i>decoder_num</i>
CLI abbreviation	tdprog dec= <i>decoder_num</i>
Description	This function is used to program decoder properties set by the BestTargetDecoderPropSet () function. This function checks that the property values in the target decoder preparation register are consistent with the specified decoder. For an example, see “Creating Target Transactions” on page 75. NOTE: This function will fail if it is called while a transaction is running.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
decoder_num	(I) the decoder to be programmed (1 - 8).

BestTargetDecoderRead ()

Call	b_errtype BestTargetDecoderRead (b_handletype handle, b_int32 decoder_num,);
CLI equivalent	BestTargetDecoderRead decoder_num= <i>decoder_num</i>
CLI abbreviation	tdread dec= <i>decoder_num</i>
Description	This function is used to read back a set of decoder properties into the decoder property preparation register. For a description of property types and possible values “b_decproptype” on page 239.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	handle to identify the session
decoder_num	(I) the decoder to be read (1 - 8).

BestTargetAttrPageInit ()

Call	<pre>b_errtype BestTargetAttrPageInit (b_handletype handle, b_int32 page_num);</pre>
CLI equivalent	BestTargetAttrPageInit page_num= <i>page_num</i>
CLI abbreviation	tapginit page= <i>page_num</i>
Description	This function initializes a target attribute memory page and sets the programming pointer to the beginning of the specified page. This function must be called once before an attribute page can be programmed. Page 0 is the target default page and cannot be programmed by the user. Future exerciser hardware will have a maximum of 256 lines or phases each for master and target attributes, with mechanisms for repeating/ looping phases to maximize memory usage. If you wish to maintain compatibility with future exerciser hardware you should not use more than 256 protocol attribute phases/lines. For an example, see “Creating Target Transactions” on page 75.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session.
page_num	(I) The number of the memory page to initialize. The attribute memory has 256 page entry points. Each page can contain up to 32 target phases and can be concatenated. Page zero is the default page, and cannot be overwritten by the user. Valid entries are therefore 1 to 255.

BestTargetAttrPtrSet ()

Call	<pre>b_errtype BestTargetAttrPtrSet(b_handletype handle, b_int32 page_num, b_int32 offset);</pre>
CLI equivalent	BestTargetAttrPtrSet page_num= <i>page_num</i> offset= <i>offset</i>
CLI abbreviation	taptrset page= <i>page_num</i> offs= <i>offset</i>
Description	This function is used to move the target attribute programming pointer to any offset relative to the start of the page. Use this function to set the pointer to any data phase within attribute memory that you want to program. Although attribute memory is organized into 256 pages of 32 lines (phases) each, pages may be programmed up to any offset within the limits of the attribute memory size. However, performing a BestTargetAttrPageInit() will initialize the specified page (32 lines) even if it has already been programmed. It is up to the programmer to take care of the attribute memory structure. Other functions which move the target attribute programming pointer are: BestTargetDecoderProg () on page 242, moves it to the start of a page BestTargetAttrPhaseProg () on page 251, increments it to the next phase BestTargetAllAttr1xProg () on page 250, increments it to the next phase
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle that identifies the session
page_num	(I) number of the attribute page to which the pointer should be set. range 1 to 255
offset	(I) offset relative to the start of the page

BestTargetAttrPropDefaultSet ()

Call	b_errtype BestTargetAttrPropDefaultSet (b_handletype handle,);
CLI equivalent	BestTargetAttrPropDefaultSet
CLI abbreviation	taprpdefset
Description	This function is used to set the target attribute properties stored in the attribute preparation register to their default values. The default values are then written to the line pointed to by the attribute programming pointer with the BestTargetAttrPhaseProg() function. The properties and their default values are described in section BestTargetAttrPropDefaultSet () on page 246 For an example, see “Creating Target Transactions” on page 75.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle that identifies the session

BestTargetAttrPropSet ()

Call	<pre>b_errtype BestTargetAttrPropSet (b_handletype handle, b_tattrproptype tattrprop, b_int32 value);</pre>
CLI equivalent	BestTargetAttrPropSet tattrprop= <i>tattrprop</i> value= <i>value</i>
CLI abbreviation	taprpset prop= <i>tattrprop</i> val= <i>value</i>
Description	This function is used to set the target attribute properties on the exerciser board. the target attribute properties are stored on the board in hardware. That means that, after being set, the property remains unchanged until it will be reprogrammed. note: this function does not activate the target. This function is used to set an individual target attribute data phase property (e.g. number of waits) in the attribute preparation register. After all attribute properties for a dataphase are set, the complete phase attributes can be programmed into page memory using the BestTargetAttrPhaseProg() function. The properties stored in the attribute preparation register are used only for programming attribute page memory. Once programmed, the target attribute properties are stored on the BEST board. That means the property remains unchanged until it is reprogrammed. For an example, see “Creating Target Transactions” on page 75.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle that identifies the session
tattrprop	(I) specifies the target attribute property to be set, see “b_tattrproptype” on page 248.
value	(I) value to which the attribute property should be set.

b_tattrproptype

Properties / (CLI abbreviations)	Value / (CLI abbreviations)	Description
B_T_DOLOOP (loop)	0 / 1, default is 0	1 sets the loop bit, which forces the target attribute structure to restart at the beginning of the attribute page
B_T_WAITS (w)	0 to 31, default= 0	number of waits, for reads the minimum initial waits is 2.
B_T_TERM (term)	B_TERM_NOTERM (noterm, 0)	default is no termination
	B_TERM_RETRY (retry, 1)	forces a retry in the corresponding data phase
	B_TERM_DISCONNECT (discon, 2)	forces a disconnect in the corresponding data phase
	B_TERM_ABORT (abort, 3)	forces a target abort in the corresponding data phase
B_T_DPERR (dperr)	0 / 1, default is 0	asserts PERR# for the corresponding data phase, bit 6 in the command register must also be set.
B_T_DSERR (dserr)	0 / 1, default is 0	asserts SERR# in the corresponding data phase.
B_T_APERR (aperr)	0 / 1, default is 0	asserts SERR# if the phase is an address phase
B_T_WRPAR (wp)	0 / 1, default is 0	inverts the parity bit in the corresponding data phase

BestTargetAttrPropGet ()

Call	<pre> b_errtype BestTargetAttrPropGet (b_handletype handle, b_tattrproptype tattrprop, b_int32 *value); </pre>
CLI equivalent	<pre>BestTargetAttrPropGet tattrprop=<i>tattrprop</i></pre> The CLI returns the property value to the CLI window.
CLI abbreviation	<code>taprpget prop=<i>tattrprop</i></code>
Description	This function reads back a target attribute property from the attribute preparation register into the memory location specified by *value.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle that identifies the session.
tattr	(I) specifies the target attribute property to be read back. See also “b_tattrproptype” on page 248
*value	(O) pointer to the attribute property value.

BestTargetAllAttr1xProg ()

Call	<pre>b_errtype BestTargetAllAttr1xProg (b_handletype handle, b_int32 doloop, b_int32 waits, b_int32 term, b_int32 dperr, b_int32 dserr, b_int32 aperr, b_int32 wrpar);</pre>			
CLI equivalent	BestTargetAllAttr1xProg	doloop= <i>doloop</i>	waits= <i>waits</i>	term= <i>term</i>
		dperr= <i>dperr</i>	dserr= <i>dserr</i>	aperr= <i>aperr</i>
		wrpar= <i>wrpar</i>		
CLI abbreviation	taa1xprog	loop= <i>doloop</i>	w= <i>waits</i>	term= <i>term</i>
		dperr= <i>dperr</i>	dserr= <i>dserr</i>	aperr= <i>aperr</i>
		wp= <i>wrpar</i>		
Description	This function is used to program one complete line of target attribute properties to the current attribute page. This function is a convenience function and does not add functionality to the C-API. It calls the BestTargetAttrPropDefaultSet() function, then sets all properties by calling BestTargetAttrPropSet() once per property, and then calls BestTargetAttrPhaseProg() to program the line (phase). See also “b_tattrproptype” on page 248			
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.			
handle	(I) handle that identifies the session			

BestTargetAttrPhaseProg ()

Call	b_errtype BestTargetAttrPhaseProg (b_handletype handle,);
CLI equivalent	BestTargetAttrPhaseProg
CLI abbreviation	taphprog
Description	This function programs the attributes for one PCI target data phase to the memory location defined by the current attribute programming pointer. It uses the target attribute properties that have been set in the attribute preparation register. After programming one phase, the attribute memory programming pointer is incremented to the next phase. Setting up the parameters for a complete transaction can be done by a sequence of BestTargetPhaseProg() Calls. The default attribute value for the loop bit is 0, which means that if you have less attribute phases than target access phases you must remember to set the last phase loop bit attribute to 1. However, when the attribute memory page is initialized all phases are set to the default attributes, with the exception of the loop bit which is set. This means that if you forget to set the loop bit in the last phase the attribute phases will loop but with one more phase than was originally programmed. For an example, see “Creating Target Transactions” on page 75.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle that identifies the session

BestTargetAttrPhaseRead ()

Call	b_errtype BestTargetAttrPhaseRead (b_handletype handle,);
CLI equivalent	BestTargetAttrPhaseRead
CLI abbreviation	taphread
Description	Reads the attributes from the current target attribute memory page location into the attribute preparation register. This function does not increment the programming pointer.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.

BestTargetAttrPageSelect ()

Call	b_errtype BestTargetAttrPageSelect (b_handletype handle, b_int32 page_num);
CLI equivalent	BestTargetAttrPageSelect page_num= <i>page_num</i>
CLI abbreviation	tapgsel page= <i>page_num</i>
Description	This function is used to select the target attribute page. This enables the target to respond when accessed from a master. The target attribute page 0 is programmed with the default behavior. This means turning on a decoder “BestTargetDecoderPropSet ()” on page 238. activates the target without the need to program any attribute pages. For an example, see “Creating Target Transactions” on page 75.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341 .
handle	(I) handle to identify the session.
page_num	(I) target attribute page to use, valid entries are 0 to 255 Page 0 is the default page and cannot be overwritten. Each page consists of 32 phase entries Pages greater than 32 phases can be created simply by continuing to program into the next page. However, if a page is initialized all phases in that page are overwritten with the default values.

BestObsMaskSet ()

Call	<pre>b_errtype BestObsMaskSet (b_handletype handle, b_obsruletype obsrule, b_int32 value);</pre>
CLI equivalent	BestObsMaskSet obsrule= <i>obsrule</i> value= <i>value</i>
CLI abbreviation	omset rule= <i>obsrule</i> val= <i>value</i>
Description	This function is used to mask out individual protocol errors. When a protocol error occurs, and it is not masked, the Observer Status Register (bit 2) is set, and the appropriate bit in the Accumulated error register is set. For a definition of each error, see “Protocol Observer” on page 121.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
obsrule	(I) the protocol rule to be masked, see “b_obsruletype” on page 255.
value	(I) 0 = error not masked (default), 1 = error masked, see “b_obsruletype” on page 255.

b_obsruletype

Properties / (CLI abbreviations)	Properties / (CLI abbreviations)
B_R_FRAME_0 (frame_0)	B_R_TRDY_2 (trdy_2)
B_R_FRAME_1 (frame_1)	B_R_STOP_0 (stop_0)
B_R_IRDY_0 (irdy_0)	B_R_STOP_1 (stop_1)
B_R_IRDY_1 (irdy_1)	B_R_STOP_2 (stop_2)
B_R_IRDY_2 (irdy_2)	B_R_LOCK_0 (lock_0)
B_R_IRDY_3 (irdy_3)	B_R_LOCK_1 (lock_1)
B_R_IRDY_4 (irdy_4)	B_R_LOCK_2 (lock_2)
B_R_DEVSEL_0 (devsel_0)	B_R_CACHE_0 (cache_0)
B_R_DEVSEL_1 (devsel_1)	B_R_CACHE_1 (cache_1)
B_R_DEVSEL_2 (devsel_2)	B_R_PARITY_0 (par_0)
B_R_DEVSEL_3 (devsel_3)	B_R_PARITY_1 (par_1)
B_R_TRDY_0 (trdy_0)	B_R_PARITY_2 (par_2)
B_R_TRDY_1 (trdy_1)	

BestObsMaskGet ()

```
Call          b_errtype BestObsMaskGet (
                                b_obsruletype obsrule,
                                b_int32      *value
                                );
```

CLI equivalent	BestObsMaskGet obsrule= <i>obsrule</i>
-----------------------	--

CLI abbreviation omget rule=*obsrule*

Description	This function reads the mask bit of the specified rule error flag
--------------------	---

Return Value Error number or 0 if no error occurred, [“Return Values” on page 341](#).

obsrule (I) the protocol rule to be masked, "b_obsruletype" on page 255.

*** value** (O) pointer to the value returned by the function.



BestObsPropDefaultSet ()

Call	b_errtype BestObsPropDefaultSet (b_handletype handle);
Description	This function sets the observer mask to zero, therefore enabling all protocol error checking.
CLI equivalent	BestObsPropDefaultSet
CLI abbreviation	oprpdefset
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session

BestObsStatusGet ()

Call	<pre>b_errtype BestObsStatusGet (b_handletype handle, b_obsstatustype obsstatus, b_int32 *value);</pre>
Description	This function is used to readout the protocol observer status. Use this function to: • Determine the first error that occurred during a run • Determine all errors that occurred during a run • Determine the observer status (running/stopped, errors/no errors) To translate the value passed back into a meaningful text string (see section Accumulated Error Register and First Error Register (accuerr and firsterr) on page 259), use function BestObsErrStringGet (). To reset the registers use function BestObsStatusClear (). If the error mask bit is set, then the value is undefined.
CLI equivalent	<code>BestObsStatusGet obsstatus=<i>obsstatus</i></code>
CLI abbreviation	<code>osget stat=<i>obsstatus</i></code>
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341 .
handle	(I) handle to identify the session
obsstatus	(I) defines which status register is read (first, accumulated or status), see “b_obsstatustype” on page 259 .
*value	(O) pointer to the 32Bit register value

b_obsstatustype

Properties/ (CLI abbreviations)	Description
B_OBS_FIRSTERR (firsterr)	The returned value indicates the first error that occurred after observer start
B_OBS_ACCUERR (accuerr)	The returned value indicates all protocol errors that occurred since the start of the observer.
B_OBS_OBSSTAT (obsstat)	The returned value is the observer status register.

Accumulated Error Register and First Error Register (accuerr and firsterr)

Error Type	Error Type	Error Type	Error Type
B_R_FRAME_0	B_R_DEVSEL_0	B_R_STOP_0	B_R_CACHE_1
B_R_FRAME_1	B_R_DEVSEL_1	B_R_STOP_1	B_R_PARITY_0
B_R_IRDY_0	B_R_DEVSEL_2	B_R_STOP_2	B_R_PARITY_1
B_R_IRDY_1	B_R_DEVSEL_3	B_R_LOCK_0	B_R_PARITY_2
B_R_IRDY_2	B_R_TRDY_0	B_R_LOCK_1	
B_R_IRDY_3	B_R_TRDY_1	B_R_LOCK_2	
B_R_IRDY_4	B_R_TRDY_2	B_R_CACHE_0	

Observer Status Register (obsstat)

Bit	Meaning	Bit	Meaning
[0]	1= observer is currently in runmode	[2]	1= protocol error detected
[1]	1= observer out of sync	[31:3]	not used, will return 0

BestObsErrStringGet ()

Call	<pre>b_errtype BestObsErrStringGet (b_handletype handle b_int32 bitposition, b_charptrtype *errtext);</pre>
Description	This function returns a text string relating to the specified error register bit position. For example, if bit position 2 in the error register is set, you must call this function with value "2". The function then passes back a pointer to the text: "IRDY must not be asserted on the same clock edge that FRAME# is asserted, but one or more clocks later".
CLI equivalent	BestObsErrStringGet bitposition= <i>bitposition</i>
CLI abbreviation	oestrget pos= <i>bitposition</i>
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
bitposition	(I) the bit position set in one of the error registers.
*errstring	(O) a pointer to a pointer which points to the observer error rule type.

BestObsRuleGet ()

Call	<pre> b_errtype BestObsRuleGet (b_int32 bitposition, b_obsruletype *obsrule); </pre>
Description	This function returns a pointer to the error type relating to the specified error register bit position. For example, if bit position 2 in the error register is set, you must call this function with value "2". The function then passes back a pointer to the error type such as B_R_IRDY_0. See “Accumulated Error Register and First Error Register (accuerr and firsterr)” on page 259. For a description of rule types and their associated textual descriptions see “Protocol Observer” on page 121.
CLI equivalent	No CLI equivalent, use BestObsErrStringGet () on page 260 instead.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
bitposition	(I) the bit position set in one of the error registers.
*obsrule	(O) a pointer to the observer error rule type.

BestObsStatusClear ()

Call	b_errtype BestObsStatusClear (b_handletype handle);
Description	This function clears the observer status register, and the first and accumulated error registers. See “BestObsStatusGet ()” on page 258.
CLI equivalent	BestObsStatusClear
CLI abbreviation	osclear
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session

BestObsRun ()

Call	b_errtype BestObsRun (b_handletype handle);
Description	This function starts the protocol observer and sets bit 0 of the Observer Status Register.
CLI equivalent	BestObsRun
CLI abbreviation	orun
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session

BestObsStop ()

Call	b_errtype BestObsStop (b_handletype handle);
Description	This function stops the protocol observer and resets bit 0 of the Observer Status Register. The contents of the error registers remain unchanged.
CLI equivalent	BestObsStop
CLI abbreviation	ostop
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session

BestTracePropSet ()

Call	<pre>b_errtype BestTracePropSet (b_handletype handle, b_traceproptype traceprop, b_int32 value);</pre>
Description	This function sets a property for the analyzer trace memory. The trace memory can be triggered on detection of a bus pattern (normal mode) or when an expected event does not occur (heartbeat mode). See “Analyzer Overview” on page 120.
CLI equivalent	BestTracePropSet traceprop= <i>traceprop</i> value= <i>value</i>
CLI abbreviation	trcprpset prop= <i>traceprop</i> val= <i>value</i>
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
traceprop	(I) specifies the property to be set, see “b_traceproptype” on page 265.
value	(I) value the property is set to.

b_traceproptype

Property values/ (CLI abbreviations)	Values/ (CLI abbreviations)	Description
B_TRC_HEARTBEATMODE (hbmode)	B_HBMODE_ON (on, 1	Switches trigger generation to heartbeatmode
	B_HBMODE_OFF (off, 0) / default	Normal trigger mode
B_TRC_HEARTBEATVALUE (hbvalue)	16Bit	Heartbeat trigger value in PCI clocks, granularity 2 ⁸

BestTracePattPropSet ()

Call	b_errtype BestTracePattPropSet (b_handletype handle, b_tracepattproptype traceprop, b_charptrtype pattern);
Description	This function sets the compare pattern (10X) for the trace memory trigger and sample qualifier.
CLI equivalent	BestTracePropStringSet traceprop= <i>traceprop</i> pattern=" <i>pattern</i> "
CLI abbreviation	trcprpset prop= <i>traceprop</i> patt=" <i>pattern</i> "
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
traceprop	(I) specifies the property to be set.
pattern	(I) is a pattern string, defining the 10X pattern. Please refer to Pattern Terms on page 123 to get a detailed description of the pattern term string syntax.

b_tracepattproptype


Property values/ (CLI abbreviations)	Values	Description
B_PT_TRIGGER (trig)	"pattern"	Trigger pattern, see “Pattern Terms” on page 123.
B_PT_SQ (sq)	"pattern"	Sample qualifier, see “Pattern Terms” on page 123.

BestTraceDataGet ()

Call	<pre> b_errtype BestTraceDataGet (b_handletype handle, b_int32 startline, b_int32 n_of_lines, b_int32 *data); </pre>
Description	This function is used to load logic analyzer trace memory from the board. Before using BestTraceDataGet, BestTraceStop () or BestAnalyzerStop () must be called.
CLI equivalent	BestTraceDataGet startline=<i>startline</i> n_of_lines=<i>n_of_lines</i>
CLI abbreviation	trcdget start=<i>startline</i> nol=<i>n_of_lines</i>
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
startline	(I) specifies the start address of onboard logic analyzer trace memory
n_of_lines	(I) specifies the quantity in lines of data to be uploaded. One line of analyzer data is defined by the BestTraceBytePerLineGet () and is dependent on the product hardware you are using.
*data	(O) pointer to array of 32Bit values, where the analyzer data will be stored. This array contains a maximum of 32k states which occupy 3 dwords each.

BestTraceBitPosGet ()

Call	b_errtype BestTraceBitPosGet (b_handletype handle, b_signaltype signal, b_int32 *position, b_int32 *length);
Description	This function is used to return the position and length of the specified signal. See also “BestTraceBytePerLineGet ()” on page 270.
CLI equivalent	BestTraceBitPosGet signal=<i>signal</i>
CLI abbreviation	trcbtposget signal=<i>signal</i>
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
signal	(I) specifies the signal
*position	(O) the bit position, within an analyzer trace state, of the specified signal. This value is the offset (in bits) from the least significant bit to the first bit of the specified signal.
*length	(O) the length in bits of the signal data. This is the width of the signal.



b_signaltype

B_SIG_AD32	B_SIG_CBE3_0	B_SIG_FRAME	B_SIG_IRDY	B_SIG_TRDY
B_SIG_DEVSEL	B_SIG_STOP	B_SIG_IDSEL	B_SIG_PERR	B_SIG_SERR
B_SIG_REQ	B_SIG_GNT	B_SIG_LOCK	B_SIG_SDONE	B_SIG_SBO
B_SIG_PAR	B_SIG_RESET	B_SIG_BERR	B_SIG_INTA	B_SIG_INTB
B_SIG_INTC	B_SIG_INTD	B_SIG_trigger3	B_SIG_trigger2	B_SIG_trigger1
B_SIG_trigger0	B_SIG_b_state	B_SIG_m_act	B_SIG_t_act	B_SIG_m_lock
B_SIG_t_lock	B_SIG_samplequal			

- B_SIG_b_state** 3 bits defining the bus state, [see “Bus Observer” on page 123.](#)
- B_SIG_m_act** single bit which is 1 when the master is active.
- B_SIG_t_act** single bit which is 1 when the target is active.
- B_SIG_m_lock** single bit which is 1 when the master is performing a locked transaction.
- B_SIG_t_lock** single bit which is 1 when the target is locked by a bus master.
- B_SIG_samplequal** single bit which is 0 when the previous stored sample was not the previous PCI state. That is, there is a gap in captured samples.

BestTraceBytePerLineGet ()

Call	<pre>b_errtype BestTraceBytePerLineGet (b_handletype handle, b_int32 *bytes_per_line);</pre>
Description	This function is used to get the bytes per captured analyzer line (state). This value is dependent on the BEST hardware you are using.
CLI equivalent	BestTraceBytePerLineGet
CLI abbreviation	trcbtplget
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
bytesperline	(O) returns the number bytes per line of trace data for the BEST hardware you are using



BestTraceStatusGet ()

Call
b_errtype BestTraceStatusGet (
b_handletype handle,
b_tracestatustype tracestatus,
b_int32 *status
);

Description
This function is used to read the following information from the analyzer trace memory:

- status register
- line number of the trigger event
- number of captured lines

CLI equivalent
BestTraceStatusGet tracestatus=*tracestatus*

CLI abbreviation
tsget stat=*tracestatus*

Return Value
Error number or 0 if no error occurred, [“Return Values” on page 341.](#)

handle
(I) handle to identify the session

tracestatus
(I) specifies the status to be read, [see “b_tracestatustype” on page 272.](#)

***status**
(O) pointer to the returned status information

b_tracestatustype

Properties/ (CLI abbreviation)	Description
B_TRC_STAT (stat)	Returns the content of the Trace Status Register. See Trace Status Register below:
B_TRC_TRIGPOINT (trig)	Returns the line number corresponding to the trigger event.. ^a
B_TRC_LINESCAPT (lines)	Returns the number of lines captured. ^a

a. Can only be read out after calling [BestAnalyzerStop \(.\)](#) or [BestTraceStop \(.\)](#).

Trace Status Register

Bit	Description
[0]	1= trace memory stopped acquiring
[1]	1= trigger occurred
[2:31]	not used

BestTraceRun ()

Call	b_errtype BestTraceRun (b_handletype handle);
Description	This function enables the trace memory. Data is acquired according to the trigger mode and storage qualifier properties.
CLI equivalent	BestTraceRun
CLI abbreviation	trcrun
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session

BestTraceStop ()

Call	b_errtype BestTraceStop (b_handletype handle);
Description	This function stops the current trace run. The current run status information or trace memory content are not affected.
CLI equivalent	BestTraceStop
CLI abbreviation	trcstop
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session



BestAnalyzerRun ()

Call	b_errtype BestAnalyzerRun (b_handletype handle);
Description	This function starts the PCI analyzer. This includes the protocol observer and the trace memory.
CLI equivalent	BestAnalyzerRun
CLI abbreviation	arun
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session

BestAnalyzerStop ()

Call	b_errtype BestAnalyzerStop (b_handletype handle);
Description	This function stops the PCI analyzer (protocol observer and trace memory), the current run status information and trace memory content are not affected.
CLI equivalent	BestAnalyzerStop
CLI abbreviation	astop
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session

BestStaticPropSet ()

Call	<pre>b_errtype BestStaticPropSet (b_handletype handle, b_int32 pin_num, b_staticproptype staticprop, b_int32 value);</pre>
CLI equivalent	<code>BestStaticPropSet pin=<i>pin_num</i> staticprop=<i>staticprop</i> value=<i>value</i></code>
CLI abbreviation	<code>sprpset pin=<i>pin_num</i> prop=<i>staticprop</i> val=<i>value</i></code>
Description	This function configures each pin of the 8 Bit static IO port as either: • Input only • Open-drain • Totem-pole output. The default pin type is "Input only", therefore if another pin type is required then this function must be called first. For more information on Static IO, see “Static I/O Port” on page 31.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
pin_num	(I) pin to be configured. Valid entries are 0 to 7
staticprop	(I) the specifiacion of the corresponding pin. For valid entries, see “b_staticproptype” on page 278.
value	(I) value of the specified property, see table below.

b_staticproptype

Properties/ (CLI abbreviation)	Values / (CLI abbreviations)	Description
B_STAT_PINMODE (pinmode)	B_PMD_INPONLY (inonly, 0) / default	Specifies the corresponding pin as input only
	B_PMD_TOTEMPOLE (totempole, 1)	Specifies the corresponding pin as totem-pole
	B_PMD_OPENDRAIN (opendrain, 2)	Specifies the corresponding pin as open-drain

BestStaticWrite ()

Call	b_errtype BestStaticWrite (b_handletype handle, b_int32 value);
CLI equivalent	BestStaticWrite value= <i>value</i>
CLI abbreviation	swrite val= <i>value</i>
Description	This function sets the logical value of all Static IO signals in one function call. The lowest 8 bits of the value written correspond to the 8 pins.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
value	value to be written (no default)

BestStaticRead ()

Call

b_errtype BestStaticRead (
 b_handletype handle,
 b_int32 *value
);

CLI equivalent

BestStaticRead

CLI abbreviation

sread

Description

This function reads the Static IO port buffer and returns a byte data value.

Return Value

Error number or 0 if no error occurred, [“Return Values” on page 341.](#)

handle

(I) handle to identify the session

*value

(O) pointer to the static IO port value.

BestStaticPinWrite ()

Call	b_errtype BestStaticPinWrite (b_handletype handle, b_int32 pin_num, b_int32 value);
CLI equivalent	BestStaticPinWrite pin_num= <i>pin_num</i> value= <i>value</i>
CLI abbreviation	spwrite pin= <i>pin_num</i> val= <i>value</i>
Description	This function sets the logical value of one single Static IO pin. All other pins remain the same.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
pin_num	(I) identifies the pin to program, valid entries are 0 to 7. There is no default.
value	(I) value set, valid entries are 0, 1 or 2. When a value of 2 is used the current value at the pin is inverted for approximately 130ms. and then restored to its previous value.

BestCPUportPropSet ()

Call	b_errtype BestCPUportPropSet (b_handletype handle, b_cpuproptype cpuprop, b_int32 value);
CLI equivalent	BestCPUportPropSet cpuprop= <i>cpuprop</i> value= <i>value</i>
CLI abbreviation	cpuprpset prop= <i>cpuprop</i> val= <i>value</i>
Description	This function configures the CPUport properties.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
cpuprop	(I) defines the property to set, see “b_cpuproptype” on page 283.
value	(I) value set, see table below.

b_cpuproptype

Properties/ (CLI abbreviation)	Values/ (CLI abbreviation)	Description
B_CPU_MODE (mode)	B_CM_MASTER (master, 0)	Sets the CPUport mode to master.
	B_CM_DISABLED (disabled, 2) / default	Disables the CPUport and sets the outputs to high-impedance.
B_CPU_PROTOCOL (proto)	B_CP_INTEL (intel, 0) / default	Sets the protocol type to be Intel compatible.
B_CPU_RDYTYPE (rdy)	B_CR_EXTERNAL (external, 0)	Sets the RDY# signal generation to external.
	B_CR_AUTO (auto, 1) / default	Sets the RDY# signal generation to internal.

BestCPUportWrite ()

Call	<pre>b_errtype BestCPUportWrite (b_handletype handle, b_int32 device_num, b_int32 address, b_int32 data, b_sizetype size);</pre>
CLI equivalent	BestCPUportWrite device_num= <i>device_num</i> address= <i>address</i> data= <i>data</i> size= <i>size</i>
CLI abbreviation	cpuwrite dev= <i>device_num</i> ad= <i>address</i> val= <i>data</i> size= <i>size</i>
Description	This function writes data to the CPU port while asserting the specified address on the CPU ports address lines. The target of the access is specified by the device_num parameter. The CPU performs the write according to the currently enabled protocol type. See “b_cpuproptype” on page 283.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
device_num	(I) defines one of the 2 possible target devices for the access. This has the effect of setting the corresponding Sel# lines, valid entries are 0 or 1
address	(I) address at the address lines of the CPU port, valid entries 0 to 64k
data	(I) value written
size	(I) size of the data to be written. Possible sizes are: • B_SIZE_BYTE - 8 bits (CLI abbreviation = byte) • B_SIZE_WORD - 16 bits (CLI abbreviation = word)

BestCPUportRead ()

Call	b_errtype BestCPUportRead (b_handletype handle, b_int32 device_num, b_int32 address, b_int32 *data_ptr, b_sizetype size);
CLI equivalent	BestCPUportRead device_num= <i>device_num</i> address= <i>address</i> size= <i>size</i>
CLI abbreviation	cpuread dev= <i>device_num</i> ad= <i>address</i> size= <i>size</i>
Description	This function reads data from the CPU port while asserting the specified address on the CPU ports address lines. The target device for the access is selected by the device_num parameter. The CPU performs the read according to the currently enabled protocol type. See “b_cpuprotype” on page 283.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
device_num	(I) defines one of the 2 possible target devices for the access. This has the effect of setting the corresponding Sel# lines, valid entries are 0 or 1.
address	(I) address at the address lines of the CPU port, valid entries 0 to 64k
data_ptr	(O) pointer to the returned data
size	(I) size of the data to be read. Possible sizes are: • B_SIZE_BYTE - 8 bits (CLI abbreviation = byte) • B_SIZE_WORD - 16 bits (CLI abbreviation = word)

BestCPUportIntrStatusGet ()

Call	b_errtype BestCPUportIntrStatusGet (b_handletype handle, b_int32 *intvalue_ptr);
CLI equivalent	BestCPUportIntrStatusGet
CLI abbreviation	cpuistatget
Description	This function reads the CPU port latched Interrupt state.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
intvalue_ptr	(I) pointer to the status of the CPU ports Interrupt Line. Returned value is 1 or 1.

BestCPUportIntrClear ()

Call	<pre>b_errtype BestCPUportIntrClear (b_handletype handle,);</pre>
CLI equivalent	BestCPUportIntrClear
CLI abbreviation	cpuintclear
Description	This function clears the CPU port interrupt latch.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341 .
handle	(I) handle to identify the session

BestCPUportRST ()

Call	b_errtype BestCPUportRST (b_handletype handle, b_int32 value,);
CLI equivalent	BestCPUportRST value= <i>value</i>
CLI abbreviation	cpurst val= <i>value</i>
Description	This function sets the Reset signal to the rst_value. To pulse the CPU Port RST#, you must make successive calls to this function, the first call sets the value to 0, and the second call back to 1. This allows programming of the pulse duration using a timed loop between the calls.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
value	(I) logical value of the Reset signal (0/1)

BestConfRegSet ()

Call	b_errtype BestConfRegSet (b_handletype handle, b_int32 offset, b_int32 value);
CLI equivalent	BestConfRegSet offset= <i>offset</i> value= <i>value</i>
CLI abbreviation	conrset offs= <i>offset</i> val= <i>value</i>
Description	This function sets the specified configuration register to the specified value. This enables writing to configuration space without having to use configuration type accesses. See also “Configuration Space” on page 109 This value only becomes the power up default after calling BestAllPropStore () on page 307 NOTE: This function will fail if it is called while a transaction is running
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I)handle to identify the session
offset	(I) address offset in the configuration space Entries should be on DWORD address boundaries 00 - 3C\h
value	(I) 32 Bit data value written to the register

BestConfRegGet ()

Call	b_errtype BestConfRegGet (b_handletype handle, b_int32 offset, b_int32 *value);
CLI equivalent	BestConfRegGet offset=offset
CLI abbreviation	conrget offs=offset
Description	This function returns the specified configuration register value. This enables reading of the configuration space header without having to use configuration type accesses. See also “Configuration Space” on page 109
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
offset	(I) address offset into configuration space Entries should be on DWORD address boundaries 00 - 3C\h
value	(I) Pointer to the 32 Bit data value read



BestConfRegMaskSet ()

Call	<pre>b_errtype BestConfRegMaskSet (b_handletype handle, b_int32 offset, b_int32 value);</pre>
CLI equivalent	BestConfRegMaskGet offset= <i>offset</i> value= <i>maskvalue</i>
CLI abbreviation	conrmaskset offs= <i>offset</i> val= <i>maskvalue</i>
Description	This function is used to define which registers in the configuration space header are read-only for configuration accesses.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	handle to identify the session
offset	(I) address offset into the configuration space header Entries should be on DWORD address boundaries 00 - 3C\h
maskvalue	(O) 32 bit mask: 1 = RO bit , 0 = RW bit.



BestConfRegMaskGet ()

Call	b_errtype BestConfRegMaskGet (b_handletype handle, b_int32 offset, b_int32 *value);
CLI equivalent	BestConfRegMaskSet offset= <i>offset</i>
CLI abbreviation	conrmaskset offs= <i>offset</i>
Description	This function is used to determine which registers in the configuration space header are read-only for configuration accesses. This mask only becomes the power up default after calling BestAllPropStore () on page 307
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	handle to identify the session
offset	(I) address offset into the configuration space header Entries should be on DWORD address boundaries 00 - 3C\h
maskvalue	(O) 32 bit mask: 1 = RO bit , 0 = RW bit.

BestExpRomByteWrite ()

Call	<pre> b_errtype BestExpRomByteWrite (b_handletype handle, b_int32 offset, b_int32 value); </pre>
CLI equivalent	BestExpRomByteWrite offset= <i>offset</i> value= <i>value</i>
CLI abbreviation	erbytewrite offs= <i>offset</i> val= <i>value</i>
Description	This function writes one byte to the specified offset in the expansion EEPROM. This allows the Expansion EEPROM to be used to test expansion ROM handling during POST. <u>NOTE:</u> The upper 1Kbyte is used for internal purposes and should not be used.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341 .
handle	(I) handle to identify the session
offset	(I) byte address offset in the expansion ROM. Valid entries are from 0000\h to FFFF\h (64kByte)
value	(I) data byte written

BestExpRomByteRead ()

Call	<pre>b_errtype BestExpRomByteRead (b_handletype handle, b_int32 offset, b_int32 *value);</pre>
CLI equivalent	BestExpRomByteRead offset= <i>offset</i>
CLI abbreviation	erbyteread offs= <i>offset</i>
Description	This function reads one byte from the specified address offset in the expansion EEPROM.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341 .
handle	(I) handle to identify the session, comparable to a file handle
offset	(I) byte address offset in the expansion EEPROM. valid entries are from 00000\h to 1FFFF\h (128kByte)
value	(O) pointer to the returned data byte

BestStatusRegGet ()

Call	b_errtype BestStatusRegGet (b_handletype handle, b_int32 *value_ptr);
CLI equivalent	BestStatusRegGet
CLI abbreviation	sregget
Description	This function reads the content of the BEST onboard status register to the value_ptr. This is a different register than PCI Configuration Space Header Status register.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
value_ptr	(I) pointer to the returned value, see “BEST Status Register” on page 296.

BEST Status Register

Bit	Type	Default	Description	Values
[0]	RO	0	Master Run Bit	1= master active
[1]	RO	0	Target Active Bit	1= target active
[2]	RO	0	Observer Run Bit	1= observer running
[3]	RO	0	Trace Run Bit	1= trace memory in run mode
[4]	RO	0	Protocol Error	1= protocol error detected
[5]	RC	0	Data Compare Error	1= data compare error detected
[6]	RC	0	Functional Error	1= functional error during command
[7]	RC	0	Block aborted	1= at least one block has not been completely executed
[8]	RC	0	INTA asserted	1= asserted
[9]	RC	0	INTB asserted	1= asserted
[10]	RC	0	INTC asserted	1= asserted
[11]	RC	0	INTD asserted	1= asserted
[12]	RO	0	test run failed	1= test run has failed
[13:31]	RO	0	reserved	



BestStatusRegClear ()

Call	<pre> b_errtype BestStatusRegClear (b_handletype handle, b_int32 clearpattern); </pre>
CLI equivalent	BestStatusRegClear clearpattern= <i>clearpattern</i>
CLI abbreviation	sregclear clear= <i>clearpattern</i>
Description	A '1' in the clearpattern value clears the corresponding status bit in the BEST status register. See also “BestStatusRegGet ()” on page 295
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341 .
handle	(I) handle to identify the session
clearpattern	(I) a binary or hex pattern which defines the bits to be cleared in the BEST status register. A '1' clears the corresponding status bit. For example: <i>clear=11111111\b</i>, clears all bits.

BestInterruptGenerate ()

Call	<pre>b_errtype BestInterruptGenerate (b_handletype handle, b_int32 pci_int);</pre>
CLI equivalent	<code>BestInterruptGenerate pci_int=<i>pci_int</i></code>
CLI abbreviation	<code>intgen int=<i>pci_int</i></code>
Description	Sets the specified PCI interrupt pin. Because the values are constants, multiple interrupts can be set by ORing the int values (for example, <i>pci_int</i> = <i>B_INTA</i> <i>B_INTC</i>). An interrupt is reset by clearing the corresponding status bit in the BEST status register (“BestStatusRegClear ()” on page 297.).
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
int	(I) Possible values are: • B_INTA (inta) • B_INTB (intb) • B_INTC (intc) • B_INTD (intd)

BestMailboxSendRegWrite ()

Call	b_errtype BestMailboxSendRegWrite (b_handletype handle, b_int32 value, b_int32 *status);
CLI equivalent	BestMailboxSendRegWrite value= <i>value</i>
CLI abbreviation	msregwrite val= <i>value</i>
Description	This function writes the value to the onboard mailbox send register and passes back the status of the write. If this bit is set, then the send register still contains data that has not yet been read by the other participant. If this is the case then the data is not written to the send register. For more information on the Mailbox Registers, see “Mailbox Registers” on page 353. NOTE: This function can only be used with an external control interface (serial or parallel interface).
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
value	(I) message byte
*status	(O) pointer to the status bit

BestMailboxReceiveRegRead ()

Call	b_errtype BestMailboxReceiveRegRead (b_handletype handle, b_int32 * value, b_int32 * status);
CLI equivalent	BestMailboxReceiveRegRead
CLI abbreviation	mrregread
Description	This function reads the value of the receive mailbox register. Reading the mailbox receive register clears the receive register status bit. For more information on the Mailbox Registers, see “Mailbox Registers” on page 353. NOTE: This function can only be used with an external control interface (serial or parallel interface).
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
*value	(O) pointer to the received message data byte
*status	(O) pointer to the read status bit passed back by the function. If the status bit is set the data value returned is a previously unread message.

BestPCICfgMailboxSendRegWrite ()

Call	<pre>b_errtype BestMailboxSendRegWrite (b_int32 devid, b_int32 value, b_int32 *status);</pre>
CLI equivalent	BestMailboxSendRegWrite value= <i>value</i>
CLI abbreviation	msregwrite val= <i>value</i>
Description	This function writes the value to the onboard mailbox send register through the PCI config. space and passes back the status of the write. If this bit is set, then the send register still contains data that has not yet been read by the other participant. If this is the case then the data is not written to the send register. For more information on the Mailbox Registers, see “Mailbox Registers” on page 353. NOTE: This function can only be used with the PCI control interface..
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
devid	(I) PCI device id of BEST
value	(I) message byte
*status	(O) pointer to the status bit

BestPCICfgMailboxReceiveRegRead ()

Call	b_errtype BestMailboxReceiveRegRead (b_int32 devid, b_int32 * value, b_int32 * status);
CLI equivalent	BestMailboxReceiveRegRead
CLI abbreviation	mrregread
Description	This function reads the value of the receive mailbox register through the PCI config. space. Reading the mailbox receive register clears the receive register status bit. For more information on the Mailbox Registers, see “Mailbox Registers” on page 353. NOTE: This function can only be used with the PCI control interface..
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
devid	(I) PCI device id of BEST
*value	(O) pointer to the received message data byte
*status	(O) pointer to the read status bit passed back by the function. If the status bit is set the data value returned is a previously unread message.

BestDisplayPropSet ()

Call	b_errtype BestDisplayPropSet (b_handletype handle, b_int32 value);
CLI equivalent	BestDisplayPropSet value= <i>value</i>
CLI abbreviation	dprpset val= <i>value</i>
Description	This function sets the mode of the Hex Display. If in card mode, the display shows the error number of any detected protocol error. If in user mode, the display can be written to by the BestDisplayWrite() function.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
value	(I) B_DISP_USER (CLI abbreviation - user) B_DISP_CARD, default (CLI abbreviation - card)

BestDisplayWrite ()

Call	b_errtype BestDisplayWrite (b_handletype b_int32 handle, value);
CLI equivalent	BestDisplayWrite value= <i>value</i>
CLI abbreviation	dwrite val= <i>value</i>
Description	This function sets the two digits of the Hex Display. The display mode must be set to B_DISP_USER (“BestDisplayPropSet ()” on page 303.) before this function can be used.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
value	(I) 8Bit value displayed

BestPowerUpPropSet ()

Call

b_errtype BestPowerUpPropSet (

b_handletype handle,

b_puproptype pu_prop,

b_int32 value

);

CLI equivalent

BestPowerUpPropSet pu_prop=*pu_prop*value=*value*

CLI abbreviation

mpuprpset prop=*pu_prop* val=*value*

Description

This function is used to set the power up properties. These properties are stored into the onboard EEPROM by calling [BestAllPropStore \(\)](#). After power up, the board is automatically loaded with the user default values. [See also “Power-Up Behavior” on page 117](#)

Return Value

Error number or 0 if no error occurred, [“Return Values” on page 341](#).

handle

(I) handle to identify the session

pu_prop

(I) specifies the power up property to be set, see table below

value

(I) value to which the attribute is set.

b_puproptype

Properties/ (CLI abbreviation)	Values / (CLI abbreviation)	Description
B_PU_OBSRUNMODE (obsrunmode)	0 (default) /1	1 means that the observer will be set to run mode after power up.
B_PU_TRCRUNMODE (trcrunmode)	0 (default) /1	1 means that the trace memory will be set to run mode after power up.

BestPowerUpPropGet ()

```

Call
b_errtype BestPowerUpPropGet (
    b_handletype handle,
    b_puproptype pu_prop,
    b_int32 *value
);

```

CLI equivalent	BestPowerUpPropGet pu_prop= <i>pu_prop</i> value= <i>value</i>
-----------------------	--

CLI abbreviation `mpuprpget prop=pu_prop val=value`

Description	This function is used to read back the current value of a specific power up property. See “b_puproptype” on page 305. See also “Power-Up Behavior” on page 117
--------------------	---

Return Value Error number or 0 if no error occurred, [“Return Values” on page 341](#).

handle (I) handle to identify the session

pu_prop (I) specifies the power up property to be read

***value** (O) pointer to the returned property value.



BestAllPropStore ()

Call	b_errtype BestBoardPropStore (b_handletype handle,);
CLI equivalent	BestAllPropStore
CLI abbreviation	aprpstore
Description	This function stores the complete set of properties to the user default part of the initialization property space in the onboard EEPROM. These properties then are used by the initialization function during power-up or by BestAllPropLoad (), to restore the board status. See also “Power-Up Behavior” on page 117
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341 .
handle	(I) handle to identify the session

BestAllPropLoad ()

```
Call          b_errtype BestBoardPropLoad (
                b_handletype      handle,
                );
```

CLI equivalent	BestAllPropLoad
-----------------------	-----------------

CLI abbreviation `aprpload`

Description	
	This function restores the complete set of user default properties from the initialization property space in the onboard EEPROM. See also “Power-Up Behavior” on page 117 The following user default properties are loaded: • Master block property register (“b_blkproptype” on page 210.) • Master attribute property register (“b_mattrproptype” on page 221.) • Master generic properties (“b_mastergenproptype” on page 230.) • Target generic properties (“b_targetgenproptype” on page 235.) • Target decoder properties (“b_decproptype” on page 239.) • Target attribute property register (“b_tattrproptype” on page 248.) • Observer rule mask (“b_obsruletype” on page 255.) • Analyzer trace trigger mode (“b_traceproptype” on page 265.) • Analyzer trace triggers patterns (“b_tracepattproptype” on page 266.) • Static IO pin types and outputs (“b_staticproptype” on page 278.) • CPU port configuration (“b_cpuproptype” on page 283.) • Power up properties (“b_puproptype” on page 305.)

Return Value Error number or 0 if no error occurred, [“Return Values” on page 341](#).

handle (I) handle to identify the session

BestAllPropDefaultLoad ()

Call	b_errtype BestBoardPropDefaultLoad (b_handletype handle,);
CLI equivalent	BestAllPropDefaultLoad
CLI abbreviation	aprpdefload
Description	This function restores the complete set of factory default properties from the initialization property space in the onboard CPU Flash ROM. The following factory default properties are loaded: • Master block property register (“b_blkproptype” on page 210.) • Master attribute property register (“b_mattrproptype” on page 221.) • Master generic properties (“b_mastergenproptype” on page 230.) • Target generic properties (“b_targetgenproptype” on page 235.) • Target decoder properties (“b_decproptype” on page 239.) • Target attribute property register (“b_tattrproptype” on page 248.) • Observer rule mask (“b_obsruletype” on page 255.) • Analyzer trace trigger mode (“b_traceproptype” on page 265.) • Analyzer trace triggers patterns (“b_tracepattproptype” on page 266.) • Static IO pin types and outputs (“b_staticproptype” on page 278.) • CPU port configuration (“b_cpuproptype” on page 283.) • Power up properties (“b_puproptype” on page 305.)
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session

BestDummyRegWrite ()

Call	<pre>b_errtype BestDummyRegWrite (b_handletype handle, b_int32 register_value);</pre>
CLI equivalent	<code>BestBasicRegWrite register_value=<i>register_value</i></code>
CLI abbreviation	<code>bdrw val = <i>register_value</i></code>
Description	This function is used to write a data value to a dummy register in the internal register space of the hardware. The purpose of this function is for users who need to write their own PCI driver (e.g. for a non-Intel platform) for communicating with the BEST card. It enables a simple method of testing the driver using a C-API function by making a simple write and read back test. This dummy register has no associated functionality. The only purpose for using these functions, is that someone working on a non-Intel platform can test their selfwritten driver by writing to and reading from the internal BEST register set DUMMY_REGISTER. As all C-API functions are based upon the same principle as these two dummy functions, they provide function an ideal mechanism for testing all functionality on a different platform.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341 .
handle	(I) handle to identify the session
register_value	(I) data value



BestDummyRegRead ()

Call	b_errtype BestDummyRegRead (b_handletype handle, b_int32 *register_value);
CLI equivalent	BestDummyRegRead
CLI abbreviation	bdr
Description	This function reads the data value from the internal dummy register register. See “BestDummyRegWrite ()” on page 310.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
*register_value	(O) pointer to returned data value

BestErrorStringGet ()

```

Call
        b_charptrtype BestErrorStringGet (
                                b_errtype error
                                );

```

CLI equivalent	No CLI equivalent. The CLI display window provides this functionality.
-----------------------	--

CLI abbreviation No CLI equivalent.

Description	This function returns a character pointer to an error string corresponding to the error number passed to it.
--------------------	--

Return Value	A pointer to a character string containing the error message.
---------------------	---

handle (I) handle to identify the session

error (I) specifies the error returned by another C-API function, [“Return Values” on page 341](#).

BestVersionGet ()

Call	b_errtype BestVersionGet (b_handletype b_versionproptype b_charptrtype handle, versionprop, *string);
CLI equivalent	BestVersionGet versionprop= <i>versionprop</i>
CLI abbreviation	vget prop= <i>versionprop</i>
Description	This function is used to read the version/date information stored on the boards EEPROMs in order to check consistency between the BIOS/HW and the C-API code.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
versionprop	(I) specifies the version property to be read back. see “b_versionproptype” on page 314.
*string	(O) pointer to the version/date string. This string is statically allocated and is overwritten each time this function is called.

b_versionproptype

Properties/ (CLI abbreviation)	Description
B_VER_PRODUCT (product)	Returns the boards product number (e.g. E2925A)
B_VER_SERIAL (serial)	Returns the serial number of this specific BEST hardware
B_VER_BOARD (board)	Returns the PC board version (e.g. E2925C)
B_VER_SMDATE (smdate)	Returns the date code of the statemachine unit FPGA architecture file
B_VER_DPDATE (dpdate)	Returns the date code of the datapath unit FPGA architecture file
B_VER_LATTDATE (lattdate)	Returns the date code of the lattice component
B_VER_XILDATE (xildate)	Returns the date code of the Xilinx FPGA chain architecture file
B_VER_BIOS (bios)	Returns the date code of the onboard BIOS
B_VER_CORE (core)	Returns the date code of the onboard CORE-BIOS

BestSMReset ()

Call	b_errtype BestSMReset (b_handletype handle);
CLI equivalent	BestSMReset
CLI abbreviation	smreset
Description	This function immediately resets the target, master and bus tracking statemachines. Because this function does not care about the any bus transactions that may be in progress, it should only be used in the case of an error.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session

BestBoardReset ()

Call	b_errtype BestBoardReset (b_handletype handle,);
CLI equivalent	BestBoardReset
CLI abbreviation	bdreset
Description	This function pulls the CPU reset for the onboard controller, thus forcing the board to reinitialize. This is equivalent to re-powering the board. See also “Power-Up Behavior” on page 117 See also “System Reset” on page 118
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session

BestBoardPropSet ()

Call	b_errtype BestBoardPropSet (b_handletype handle, b_boardproptype boardprop, b_int32 value);
CLI equivalent	BestBoardPropSet boardprop= <i>boardprop</i> value= <i>value</i>
CLI abbreviation	bdprpset prop= <i>boardprop</i> val= <i>value</i>
Description	This function is currently used to set PCI RST# mode. See also “Power-Up Behavior” on page 117 See also “System Reset” on page 118
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341 .
handle	(I) handle to identify the session
boardprop	(I) specifies the board property to be set, see “b_boardproptype” on page 318.
value	(I) value, see table below.

b_boardproptype

Properties/ (CLI abbreviation)	Values / (CLI abbreviation)	Description
B_BOARD_RSTMODE (rstmode)	B_RSTMODE_RESETSM (resetsm, 1)	The PCI RST# signal will reset all statemachines, without affecting configuration space, decoders or other onboard properties.
	B_RSTMODE_RESETALL (resetall, 0) default	The PCI RST# signal will reinitialize the complete board. Equivalent to a hard reset or re-powering.
B_BOARD_PERREN (perren)	0 default / 1	A value 1 sets the configuration space command register bit 6, such that parity errors are reported normally.
B_BOARD_SERREN (serren)	0 default / 1	A value 1 sets the configuration space command register bit 8, such that system errors on SERR# are reported.

BestBoardPropGet ()

Call	b_errtype BestBoardPropGet (b_handletype b_boardproptype b_int32 handle, boardprop, *value);
------	---

BestHostSysMemAccessPrepare ()

Call	<pre>b_errtype BestHostSysMemAccessPrepare (b_handletype handle, b_int32 buscmd, b_int32 bufsize);</pre>
CLI equivalent	<code>BestHostSysMemAccessPrepare buscmd=<i>cmd</i> bufsize=<i>bufsize</i></code>
CLI abbreviation	<code>hsmarep cmd=<i>cmd</i> buf=<i>bufsize</i></code>
Description	This function sets the master block properties <code>int_addr</code> and <code>cmd</code> and the BEST internal memory buffer size prior to calling BestHostSysMemFill () or BestHostSysMemDump () functions. Using this function decreases download time when the fill or dump functions are called from within a program loop, because it decreases the register accesses performed by each fill and dump function call. If using BestHostSysMemFill (), the <code>cmd</code> must be set to <code>mem_write</code>. If using BestHostSysMemDump (), the <code>cmd</code> must be set to <code>mem_read</code>.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341. .
handle	(I) handle to identify the session
cmd	(I) specifies the <code>cmd</code> to be used.
bufsize	(I) specifies the master data internal memory buffer size in dwords. This must be equal or larger than the <code>bufsize</code> specified in BestHostSysMemFill () or BestHostSysMemDump () functions. valid range = 1 to 127.

BestHostSysMemFill ()

Call	b_errtype BestHostSysMemFill (b_handletype handle, b_int32 bus_addr, b_int32 num_of_bytes, b_int32 blocksize, int8 huge *data_ptr);		
CLI equivalent	BestHostSysMemAccessPrepare	bus_addr= <i>bus_addr</i> blocksize= <i>blocksize</i>	num_of_bytes= <i>num_of_bytes</i> data={ <i>data list</i> }
CLI abbreviation	hsmfill bad= <i>bus_addr</i> nob= <i>num_of_bytes</i> blk= <i>blocksize</i> data={ <i>data list</i> }		
Description	This function moves a number of bytes of data from a buffer on the host system to the specified physical PCI bus address using 1 or more master block transfers. It downloads the first blocksize chunk of data to BESTS internal memory through the controlling interface port. It then performs a master block transfer using memory write bursts to the specified system memory address. When the block transfer is complete the next blocksize chunk is transferred. Each master block transfer can be one or more bursts depending on overall bus traffic and latency timer value. Function BestHostSysMemAccessPrepare () must be called prior to the first call of this function to set the cmd to mem_write and to set the BEST internal buffersize.		
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.		
handle	(I) handle to identify the session		
data_ptr	(I) C call only. This is a pointer to the source data in the host system memory. You cannot use a data pointer with the CLI, see "data" parameter below.		

data	CLI only. This parameter lists the data to be transferred (for example, data={1\h, 2\h, 3\h, 4\h, 5\h, 6\h, 7\h, 8\h} when using the CLI. This parameter replaces the data_ptr parameter used in the C call because the CLI cannot work with pointers. The data may also be imported from a file using a redirection operator (for example, data<"file path").
bus_addr	(I) physical PCI bus address in PCI memory space where the data is written. Byte, word or dword addresses allowed.
n_of_bytes	(I) specifies the total numbers of bytes to be transferred.
blocksize	(I) the size of the underlying master block transfers in bytes. This blocksize must be smaller or equal to the buffersize specified by the BestHostSysMemAccessPrepare () function.

BestHostSysMemDump ()

Call	b_errtype BestHostSysMemDump (b_handletype handle, b_int32 bus_addr, b_int32 num_of_bytes, b_int32 blocksize, int8 huge *data_ptr);
CLI equivalent	BestHostSysMemDump bus_addr=<i>bus_addr</i> num_of_bytes=<i>num_of_bytes</i> blocksize=<i>blocksize</i> data={data list}
CLI abbreviation	hmsdump bad=<i>bus_addr</i> nob=<i>num_of_bytes</i> blk=<i>blocksize</i> data>"file path"
Description	This function moves a number of bytes of data from the specified physical PCI bus address, to a buffer on the host system using 1 or more master block transfers. It performs a master block transfer of size "blocksize" using memory read bursts from the specified system memory address to BEST internal memory. It then uploads the blocksize chunk of data to the host memory address specified by data_ptr through the controlling interface port. When the upload is complete the next blocksize chunk is transferred. Each master block transfer can be one or more bursts depending on overall bus traffic and latency timer value. Function BestHostSysMemAccessPrepare () must be called prior to the first call of this function to set the cmd to mem_read and to set the BEST internal buffersize. The bus address can be a byte, word or dword address.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
data_ptr	() pointer to the destination in the host system memory. You cannot use a data pointer with the CLI, the data is either displayed in the window or directed to an output file.

data	CLI only. This parameter allows the data to be exported to a file using a redirection operator (for example, data>"file path").
bus_addr	() physical PCI bus address in PCI memory space from where the data is read. Byte, word or dword addresses allowed.
n_of_bytes	() specifies the total numbers of bytes to be transferred.
blocksize	() the size of the underlying master block transfers in bytes. This blocksize must be smaller or equal to the buffersize specified by the BestHostSysMemAccessPrepare () function.

BestHostIntMemFill ()

Call	b_errtype BestHostIntMemFill (b_handletype handle, b_int32 int_addr, b_int32 num_of_bytes, b_int8 huge *data_ptr);
CLI equivalent	BestHostIntMemFill int_addr=<i>int_addr</i> num_of_bytes=<i>num_of_bytes</i> data={<i>data list</i>}
CLI abbreviation	himfill iad=<i>int_addr</i> nob=<i>num_of_bytes</i> data={<i>data list</i>}
Description	This function moves a block of data from a buffer on the host system to BEST internal memory. As the internal memory size is 128k bytes, this is the maximum number of bytes, which can be handled. This function can be used to initialize the data memory for further testing. You should be aware that the internal memory is shared by the master and the PCI target memory and is physically the same memory.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
data_ptr	(I) C call only. This is a pointer to the source data in the host system memory. You cannot use a data pointer with the CLI, see "data" parameter below.
data	CLI only. This parameter lists the data to be transferred (for example, data={1\h, 2\h, 3\h, 4\h, 5\h, 6\h, 7\h, 8\h} when using the CLI. This parameter replaces the data_ptr parameter used in the C call because the CLI cannot work with pointers. The data may also be imported from a file using a redirection operator (for example, data<"file path").
int_addr	(I) byte address offset of BEST internal memory space. Has to be between 0x0 and 0x1FFFF.
num_of_bytes	(I) the total numbers of bytes to be transferred. Has to be in the range from 1 to 0x1FFFF.

BestHostIntMemDump ()

Call	<pre>b_errtype BestHostIntMemDump (b_handletype handle, b_int32 int_addr, b_int32 num_of_bytes, b_int8 huge *data_ptr);</pre>
CLI equivalent	BestHostIntMemDump int_addr= <i>int_addr</i> num_of_bytes= <i>num_of_bytes</i> data={ <i>data list</i> }
CLI abbreviation	himdump iad= <i>int_addr</i> nob= <i>num_of_bytes</i> data>"file path"
Description	This function moves a block of data from BEST internal memory to a buffer on the host. The number of bytes transferred is limited to 128k Bytes, which is the size of the BEST internal memory.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
data_ptr	(I) pointer to the receive data buffer on the host
data	CLI only. This parameter allows the data to be exported to a file using a redirection operator (for example, data>"file path").
int_addr	(I) byte address offset of BEST internal memory space. Valid entries are in the range 0x0 and 0x1FFFF.
num_of_bytes	(I) specifies the total numbers of bytes to be transferred. Valid entries are in the range from 1 to 0x1FFFF.

BestHostPCIRegSet ()

Call	<pre> b_errtype BestHostPCIRegSet (b_handletype handle, b_addrspacetype addrspace, b_int32 bus_addr, b_int32 reg_value, b_sizetype wordsize); </pre>
CLI equivalent	<pre> BestHostPCIRegSet addrspace=<i>addrspace</i> bus_addr=<i>bus_addr</i> reg_value=<i>reg_value</i> wordsize=<i>size</i> </pre>
CLI abbreviation	<pre> hprgset space=<i>addr_space</i> bad=<i>bus_addr</i> val=<i>reg_value</i> size=<i>size</i> </pre>
Description	This function writes the <i>reg_value</i> to the register specified by the <i>addrspace</i> and the bus address. The function performs a single cycle configuration write, memory write or I/O write depending upon the <i>addrspace</i> parameter. The bus address is a byte address. The function automatically sets the right byte enables corresponding to the <i>wordsz</i>e and the bus address. Accesses to BESTs own configuration register space should be done with the BestConfRegSet () and BestConfRegGet () functions.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
addrspace	(I) specifies the address space for the register access, see “b_addrspacetype” on page 328.
bus_addr	(I) physical PCI bus address.
reg_value	(I) data to be written.
size	(I) constant defining the register access as a byte, word or dword access. Possible values are: • B_SIZE_BYTE • B_SIZE_WORD • B_SIZE_DWORD

b_addrspacetype

Properties/ (CLI abbreviations)	Description
B_ASP_CONFIG (config)	access to config space
B_ASP_IO (io)	access to io space
B_ASP_MEM (mem)	access to memory space

BestHostPCIRegGet ()

Call	b_errtype BestHostPCIRegGet (b_handletype handle, b_addrspacetype addrspace, b_int32 bus_addr, b_int32 *regvalue_ptr, b_sizetype wordsize);
CLI equivalent	HostPCIRegGet addrspace=<i>addrspace</i> bus_addr=<i>bus_addr</i> wordsize=<i>size</i> Note: the CLI command returns the reg_value to the CLI data window.
CLI abbreviation	hprgget space=<i>addr_space</i> bad=<i>bus_addr</i> size=<i>size</i>
Description	This function reads from the register specified by the addrspace and the bus address. The function performs a single cycle configuration read, IO read or memory read depending on the address space parameter. The function sets the correct byte enables corresponding to the wordsize and the bus address boundary. If it is a word transfer, then the bus address must be at a word boundary. If it is a dword transfer, then the bus address must be at a dword boundary. Accesses to BESTs own configuration register space should be done with the BestConfRegSet () and BestConfRegGet () functions.
Return Value	Error number or 0 if no error occurred, “Return Values” on page 341.
handle	(I) handle to identify the session
addrspace	(I) specifies the address space for the register access. Valid entries are shown in b_addrspacetype on page 328
bus_addr	(I) physical PCI bus address.
regvalue_ptr	(O) pointer to the returned register value
size	(I) constant defining the register access as a byte, word or dword access. Possible values are: B_SIZE_BYTE, B_SIZE_WORD and B_SIZE_DWORD

Chapter 9 Programming Quick Reference

This appendix provides a quick-reference for the C-API and CLI.

This appendix contains the following sections:

“Overview of Programming Functions” on page 332.

“Return Values” on page 341.

Overview of Programming Functions

Initialization and Connection Functions

BestDevIdentifierGet ()	Returns a device id when using the PCI Bus as controlling interface, page 193
BestOpen ()	Defines the controlling port and initializes internal structures and variables, page 194
BestRS232BaudRateSet ()	Sets the RS232 baudrate if not using default of 9600, page 196
BestConnect ()	Establishes an exclusive link between host and BEST hardware, page 197
BestDisconnect ()	Disconnects the exclusive access link between host and BEST hardware, page 198
BestClose ()	Closes the session and frees allocated memory, page 199

High Level Test Functions

BestTestProtErrDetect ()	Initializes and starts the protocol observer to check for errors, page 200
BestTestResultDump ()	Dumps the analyzer trace memory and observer status to file, page 201
BestTestPropSet ()	Sets general purpose test properties (e.g. block transfer size), page 202
BestTestPropDefaultSet ()	Sets the default properties, page 204
BestTestRun ()	Starts a test function, page 205

Master Programming Functions

Block Transfer Functions	
BestMasterBlockPageInit ()	Initializes a master block programming page, page 207 . This function will fail if it is called while a transaction is running
BestMasterBlockPropDefaultSet ()	Sets the preparation block with the default values, page 208

<u>BestMasterBlockPropSet ()</u>	Sets a preparation block property (e.g. bus command), page 209
<u>BestMasterAllBlock1xProg ()</u>	Sets and programs the current block in one command, page 212 . This function will fail if it is called while a transaction is running
<u>BestMasterBlockProg ()</u>	Programs the current block with the preparation block, page 214 This function will fail if it is called while a transaction is running
Run Functions	
<u>BestMasterBlockRun ()</u>	Runs the block defined in the preparation block register, page 215 . This function will fail if it is called while a transaction is running.
<u>BestMasterBlockPageRun ()</u>	Runs the specified block page, page 216 . This function will fail if it is called while a transaction is running
<u>BestMasterStop ()</u>	Stops the currently running block, page 217
Protocol Behavior Functions	
<u>BestMasterAttrPageInit ()</u>	Initializes a master attribute page, page 218 . This function will fail if it is called while a transaction is running
<u>BestMasterAttrPtrSet ()</u>	Sets the attribute programming pointer, page 219
<u>BestMasterAttrPropDefaultSet ()</u>	Sets the preparation register with the default values, page 220
<u>BestMasterAttrPropSet ()</u>	Sets a property in the preparation register, page 221
<u>BestMasterAttrPropGet ()</u>	Reads a property value from the preparation register, page 224
<u>BestMasterAllAttr1xProg ()</u>	Programs the current page block in one command, page 225 . This function will fail if it is called while a transaction is running
<u>BestMasterAttrPhaseProg ()</u>	Programs the current block with the preparation register, page 227 . This function will fail if it is called while a transaction is running
<u>BestMasterAttrPhaseRead ()</u>	Reads the current block into the preparation register, page 228 . This function will fail if it is called while a transaction is running

Generic Run Property Functions	
<u>BestMasterGenPropSet ()</u>	Sets a generic run property, page 229 . This function will fail if it is called while a transaction is running
<u>BestMasterGenPropDefaultSet ()</u>	Sets all generic run properties to their default values, page 231 . This function will fail if it is called while a transaction is running
<u>BestMasterGenPropGet ()</u>	Reads a generic run property, page 232 . This function will fail if it is called while a transaction is running
<u>BestMasterCondStartPattSet ()</u>	Sets a master conditional start pattern, page 233 . This function will fail if it is called while a transaction is running

Target Behavior and Decoder Programming Functions

Generic Properties	
<u>BestTargetGenPropSet ()</u>	Sets a target run or generic decoder property, page 234
<u>BestTargetGenPropGet ()</u>	Reads a target run or generic decoder property, page 236
<u>BestTargetGenPropDefaultSet ()</u>	Sets all generic properties to their default values, page 237
Decoder Properties	
<u>BestTargetDecoderPropSet ()</u>	Sets a single decoder property, enables a decoder, page 238
<u>BestTargetDecoder1xProg ()</u>	Sets all decoder properties for 1 decoder, page 240 . This function will fail if it is called while a transaction is running
<u>BestTargetDecoderPropGet ()</u>	Reads a decoder property, page 241 . This function will fail if it is called while a transaction is running
<u>BestTargetDecoderProg ()</u>	Programs a decoder, see page 242 . This function will fail if it is called while a transaction is running
<u>BestTargetDecoderRead ()</u>	IREads the properties of a decoder into the , see page 243
Protocol Behavior	
<u>BestTargetAttrPageInit ()</u>	Sets the attribute programming pointer, page 244
<u>BestTargetAttrPtrSet ()</u>	Sets the attribute programming pointer, page 245
<u>BestTargetAttrPropDefaultSet ()</u>	Sets the preparation register with the default values, page 246
<u>BestTargetAttrPropSet ()</u>	Sets a property in the preparation register, page 247
<u>BestTargetAttrPropGet ()</u>	Reads a property value from the preparation register, page 249
<u>BestTargetAllAttr1xProg ()</u>	Sets and programs the current page block in one command, page 250
<u>BestTargetAttrPhaseProg ()</u>	Programs the current block with the preparation register, page 251
<u>BestTargetAttrPhaseRead ()</u>	Reads the current block into the preparation register, page 252
<u>BestTargetAttrPageSelect ()</u>	Selects the attribute page defining protocol behavior, page 253

PCI Protocol Observer Functions

These functions control the PCI Protocol Observer.

<u>BestObsMaskSet ()</u>	Sets an individual error mask bit, page 254
<u>BestObsMaskGet ()</u>	Reads an individual error mask bit, page 256
<u>BestObsPropDefaultSet ()</u>	Sets all observer properties to their default values, page 257
<u>BestObsStatusGet ()</u>	Reads the current status of the observer, page 258
<u>BestObsErrStringGet ()</u>	Returns the protocol rule text for a specific error, page 260
<u>BestObsStatusClear ()</u>	Clears the current status of the observer, page 262
<u>BestObsRuleGet ()</u>	Clears the current status of the observer, page 261
<u>BestObsRun ()</u>	Starts the protocol observer running, page 263
<u>BestObsStop ()</u>	Stops the protocol observer, page 264

PCI Trace, Analyzer and External Trigger Functions

These functions control the PCI Static Logic Analyzer. They setup the trigger and storage qualilfier, start and stop the analyzer and to readout the result memory.

<u>BestTracePropSet ()</u>	Sets the analyzer trace memory trigger mode, page 265
<u>BestTracePattPropSet ()</u>	Sets the trigger and storage qualifier patterns, page 266
<u>BestTraceDataGet ()</u>	Reads the current analyzer trace memory contents, page 267
<u>BestTraceBitPosGet ()</u>	Reads the bit position of specific signal in the analyzer state line, page 268
<u>BestTraceBytePerLineGet ()</u>	Reads the bytes per analyzer line for the BEST hardware you are using, page 270
<u>BestTraceStatusGet ()</u>	Reads the current analyzer trace memory status, page 271
<u>BestTraceRun ()</u>	Enables the analyzer trace memory for triggering, page 273

BestTraceStop ()	Stops the current trace memory run, page 274
BestAnalyzerRun ()	Starts the observer and enables trace memory, page 275
BestAnalyzerStop ()	Stops the observer and trace memory acquisition, page 276

Port Programming Functions

These functions control onboard Static IO and the CPU Ports.

Static IO Port Functions	
BestStaticPropSet ()	Sets the pin type of the Static IO port, page 277
BestStaticWrite ()	Writes a byte value to the Static IO port, page 279
BestStaticRead ()	Reads the current value of the Static IO port, page 280
BestStaticPinWrite ()	Sets a specific Static IO output pin, page 281
CPU Port Functions	
BestCPUportPropSet ()	Sets the mode, protocol type and RDY# signal, page 282
BestCPUportWrite ()	Writes a word to the CPU port, page 284
BestCPUportRead ()	Reads a word from the CPU port, page 285
BestCPUportIntrStatusGet ()	Reads the interrupt status of the CPU port, page 286
BestCPUportIntrClear ()	Clears the CPU port interrupts, page 287
BestCPUportRST ()	Sets or resets the static CPU port reset signal, page 288

Configuration Space, BEST Status, and Interrupt Functions

These functions control configuration space registers and the onboard PCI Expansion ROM.

Configuration Space Functions	
-------------------------------	--

<u>BestConfRegSet ()</u>	Sets a register in the configuration space header, page 289 . This function will fail if it is called while a transaction is running
<u>BestConfRegGet ()</u>	Reads a register in the configuration space header, page 290
<u>BestConfRegMaskSet ()</u>	Sets the configuration access programming mask, page 291
<u>BestConfRegMaskGet ()</u>	Sets the configuration access programming mask, page 292
Expansion ROM Functions	
<u>BestExpRomByteWrite ()</u>	Writes a byte to the onboard PCI Expansion ROM, page 293
<u>BestExpRomByteRead ()</u>	Reads a byte from the onboard PCI Expansion ROM, page 294
BEST Status Register Functions	
<u>BestStatusRegGet ()</u>	Reads the onboard status register (not PCI Status Reg), page 295
<u>BestStatusRegClear ()</u>	Clears the onboard status register, page 297
Interrupt Functions	
<u>BestInterruptGenerate ()</u>	Generates an PCI interrupt, page 298

Mailbox and Hex Display Functions

These functions control the mailbox and the onboard HEX display

Mailbox Functions	
<u>BestMailboxSendRegWrite ()</u>	Writes a byte message to the send mailbox (through external intewr-face), page 299
<u>BestMailboxReceiveRegRead ()</u>	Reads a message from the receive mailbox(through external intewr-face),, page 300
<u>BestPCICfgMailboxSendRegWrite ()</u>	Writes a byte message to the send mailbox (through PCI config. space), page 301
<u>BestPCICfgMailboxReceiveRegRead ()</u>	Reads a message from the receive mailbox (through PCI config. space), page 302

Hex Display Functions	
<u>BestDisplayPropSet ()</u>	Sets the operating mode of the Hex display, page 303
<u>BestDisplayWrite ()</u>	Writes a 8 bit value to the Hex display, page 304

Power Up Behavior Functions

These functions define the behavior of the board after power up. The onboard CPU runs a power up initialization function, which loads the defaults from the onboard EEPROM.

<u>BestPowerUpPropSet ()</u>	Determines if the analyzer and observer run after power up, page 305
<u>BestPowerUpPropGet ()</u>	Reads the current power up properties, page 306
<u>BestAllPropStore ()</u>	Stores all board properties to the user default space, page 307
<u>BestAllPropLoad ()</u>	Loads all board properties from user default space, page 308
<u>BestAllPropDefaultLoad ()</u>	Loads all board properties with the factory defaults, page 309

Miscellaneous Functions

These functions control miscellaneous board functions

<u>BestDummyRegWrite ()</u>	Writes to a non functional onboard register, page 310
<u>BestDummyRegRead ()</u>	Reads from the above non functional onboard register, page 311
<u>BestErrorStringGet ()</u>	Returns the error string for an error number, page 312
<u>BestVersionGet ()</u>	Reads version numbers and dates from the hardware, page 313
<u>BestSMReset ()</u>	Performs a board statemachine reset, page 315
<u>BestBoardReset ()</u>	Performs an equivalent hardware reset, page 316
<u>BestBoardPropSet ()</u>	Sets the type of PCI reset, page 317
<u>BestBoardPropGet ()</u>	Reads the current type of PCI reset, page 319

Host to PCI Access Functions

These functions allow the direct access from the host to the address range of the system under test or to the internal PCI data memory of BEST via the controlling interface port.

<u>BestHostSysMemAccessPrepare ()</u>	Sets parameters for SysMemFill and SysMemDump, page 320
<u>BestHostSysMemFill ()</u>	Transfers host -> PCI memory transfer (mem_write bursts), page 321
<u>BestHostSysMemDump ()</u>	Transfers PCI memory -> host transfer (mem_read bursts), page 323
<u>BestHostIntMemFill ()</u>	Transfers host buffer -> internal memory, page 325
<u>BestHostIntMemDump ()</u>	Transfers internal memory -> host buffer, page 326
<u>BestHostPCIRegSet ()</u>	Sets a PCI register in any address space on the bus, page 327
<u>BestHostPCIRegGet ()</u>	Reads a PCI register from any address space on the bus, page 329

Return Values

Return value	Description
B_E_OK	no error
B_E_ERROR	error transferring command
B_E_FUNC	functional onboard error
B_E_NO_HANDLE_LEFT	no handles left
B_E_HANDLE_NOT_OPEN	handle not in use
B_E_BAD_HANDLE	bad handle
B_E_NO_PCI_CLK	no or slow PCI clock
B_E_BAD_DECODER_NUMBER	no valid decoder number
B_E_BAUDRATE	could not set new baudrate
B_E_CPU_MISALIGNED	CPUport address is misaligned
B_E_FILE_OPEN	could not open file
B_E_BAD_FILE_FORMAT	error in file format
B_E_HOST_MEM_FULL	insufficient host memory
B_E_JEDEC_UES	could not include UES in JEDEC stream
B_E_WRONG_PARAMETER	wrong parameter value in function call
B_E_RS232_OPEN	could not open RS232 port
B_E_NOT_CONNECTED	port is not connected
B_E_WRONG_PORT	invalid port specified
B_E_CONNECT	unable to connect, another host is probably already connected
B_E_PCI_OPEN	could not open Best PCI driver
B_E_CHECK	error while checking connection
B_E_PARALLEL_OPEN	could not open BEST EPP port driver

B_E_CONF_REG	could not write to config space or value is invalid for the specified register
B_E_MASK_REG	could not write config mask or value is invalid for the specified register
B_E_DEC_CHECK	unknown decoder check error. Maybe there is no PCI clock
B_E_CORE_PORT	Must use RS232 port with 9600 baud to switch to CORE-BIOS
B_E_VERSION_CHECK	could not find valid version information in file
B_E_IO_OPEN	could not open BEST IO port driver
B_E_PROG_DEC_ENABLE	BEST IO programming decoder not enabled, or could not read from config space
B_E_WRONG_PROP	unknown or invalid property specified
B_E_NO_BEST_PCI_DEVICE_FOUND	specified device not found on PCI bus
B_E_TEST_NO_DECODER	first decoder not enabled
B_E_INVALID_OBS_RULE	observer rule unknown or not implemented
B_E_CAPI_VERSION_CHECK	this C-API version cannot work with the detected board bios version
B_E_NO_DWORD_BOUNDARY	specified address must be on a DWORD boundary
B_E_NO_WORD_BOUNDARY	specified address must be on a WORD boundary
B_E_DEC_SIZE_BASE_MISMATCH	decoder size and base address mismatch
B_E_DEC_INVALID_SIZE	invalid size specified for decoder
B_E_DEC_INVALID_MODE	invalid mode specified for decoder
B_E_DEC_INVALID_DECODER	unimplemented decoder
B_E_PCI_OPEN	error while addressing config space
B_E_BASE_WRITE	error while writing base address into HW
B_E_DEC_BASE_NOT_0	base address must be 0 when size is 0
B_E_BOARD_RESET	could not reconnect after board reset

B_E_MASTER_ABORT	master abort occurred and there was no target response
B_E_DEC_ROM_SIZE_0_ENABLE	generic ROM enable is active but size = 0

Chapter 10 Control and Programming Interfaces

This chapter describes the 3 programming interfaces.

This chapter contains the following sections:

“Overview” on page 346.

“RS232 Controlling Interface” on page 347.

“Fast Host (Parallel EPP) Controlling Interface” on page 348.

“PCI Controlling Interface” on page 349.

Overview

All exerciser and analyzer functionality is programmed by write accesses to registers of an onboard, internal register space. The state of these registers define exactly the state and behavior of the board.

This register space is not intended to be public, but it helps to be aware of the accessing mechanisms.

These registers can be accessed from the following three interfaces:


- RS232
- Parallel bidirectional Centronics Interface (IEEE1284 C , EPP 1.7 or EPP 1.9 protocol)
- PCI (through programming registers in the user configuration space and I/O space).

Because it is possible to control the card by more than one interface during one session, a register space lock mechanism implemented, which ensures register space consistency for a given number of accesses from one port, and to delay the access from any other port, until the resource is free again.

RS232 Controlling Interface

The RS232 serial interface provides a standard interface for connecting a PC or notebook external controller. An 9 pin to 9pin RS232 cable is delivered as standard with each Analyzer and Exerciser card.

Pin	Signal	Pin	Signal
1	NC	6	DSR
2	RxD	7	RTS
3	Txd	8	CTS
4	DTR	9	NC
5	GND		




The following baud rates are supported: 9600, 19200, 38400, 57600

Using: 8 bit data, 1 stop bit and no parity

Fast Host (Parallel EPP) Controlling Interface

The parallel interface provides a high speed host interface for applications that require movement of large data blocks to or from the card, and also provides a complete programming interface from the external host.

Pin	Signal	Pin	Signal
1	BUSY	11	DATA (5)
2	SELECT	12	DATA (6)
3	L_ACK	13	DATA (7)
4	L_FAULT	14	L_INIT
5	L_ERROR	15	L_STROBE
6	DATA (0)	16	L_SELECTIN
7	DATA (1)	17	L_AUTOFD
8	DATA (2)	18	HLH
9	DATA (3)	19 -36	GND
10	DATA (4)		



corresponds to IEEE 1284 C connector-specification

Uses EPP 1.7 protocol (1.9 is also possible)

Net transfer rate from onboard memory to host = 150kByte/s.

An ISA based interface card and a cable connecting the parallel port connector of this card to the IEEE 1284C connector of the exerciser is shipped as product option 003.



PCI Controlling Interface

The DUT itself can be used as the controlling host. In this case the DUT must be an IBM Compatible PC running DOS, and have a PCI compliant Bios, or NT. The controlling accesses are done by a set of programming registers in the user configuration space of the card. Normally you don't have to care about this, because the PCI driver is delivered with the software.

Even though it is generally possible to program BEST hardware using a sequence of low level accesses to the functional internal register set, it is not recommended. This would require an in depth knowledge of the register set and consistency could not be guaranteed.

If you want to use the tool through PCI on a non IBM compatible platform, you must write a driver. This should not be a difficult task as the Intel/Windows NT source code is provided.

Secondly, a dummy register is provided on the board, where you can test a new driver by writing to and reading back from it. The driver may be tested using [“BestDummyRegWrite \(\)”](#) and [“BestDummyRegRead \(\)”](#) which are decribed on pages 310 and 311 respectively.

Programming Register Layout

The PCI programming registers can be located in configuration space. The configuration space decoder must be enabled for controlling through PCI bus. If controlling through PCI you will see accesses to the following configuration space registers for host control purposes:

31:24	23:16	15:8	7:0	Config Offset
		mailbox status	mailbox register	4C\h
		connect status	connect command	48\h
			status	44\h
register block transfer parameters				40\h

Chapter 11 DUT and Instrument Interfaces

This chapter describes the 3 possible programming interfaces.

This chapter contains the following sections:

“Overview” on page 352.

“Mailbox Registers” on page 353.

“CPU Port” on page 354.

“Static I/O Port” on page 358.

“Option 003/004 Logic Analyzer Adapter” on page 359.

“External Trigger I/O” on page 364.

Overview


This chapter describes the interfaces between the DUT and the controlling host. These interfaces allow communication between the host and the DUT CPU and allow further analysis of data on the PCI bus using a Logic Analyzer. The CPU port and static I/O port provide a direct link to the DUT and may be used to initialize the DUT. The mailbox registers allow the host to communicate with the DUT via the PCI bus. The external trigger inputs allow the analyzer to be triggered by signals which are not available on the PCI bus.

This chapter describes the operation of these interfaces and how they may be used. The pinout of each of the physical interfaces is described.

Mailbox Registers

The card provides a set of two mailbox registers, which are part of the register space for communication between programs running on the external host and the program executed by the DUT CPU. The mailbox registers can be accessed, using the Mailbox Register Access Functions of the C-API library. [See “Mailbox and Hex Display Functions” on page 338.](#)

Physically, the registers are built up as two unidirectional byte registers, each with a corresponding status register.



From the external host register 1 is the send register and register 2 is the receive register. From PCI the opposite is true. A write to the send register automatically sets the send status bit. A read from the receive register clears the corresponding receive status bit.

Two groups of functions are provided:

- [BestMailboxSendRegWrite \(\) on page 299](#) and [BestMailboxReceiveRegRead \(\) on page 300](#) provide access to the mailbox registers through the external interfaces ([RS232 Controlling Interface on page 347](#) and [Fast Host \(Parallel EPP\) Controlling Interface on page 348](#)).
- [BestPCICfgMailboxSendRegWrite \(\) on page 301](#) and [BestPCICfgMailboxReceiveRegRead \(\) on page 302](#) provide access to the mailbox registers through the PCI interface ([PCI Controlling Interface on page 349](#)).

Offset Config	Offset IO	Bits	Type	Access	Meaning
4C\h	0C\h	[7:0]	RW	read	Reads the mailbox register.
				write	Writes to the mailbox register.
4D\h	0D\h	[1]	RO	0	Status Reg, allowed to write to the send register
				1	Status Reg, last data not yet fetched by the host.
		[0]	RO	0	Status Reg, no valid data in the receive register
				1	Status Reg, valid data in the receive register

If the card is programmed through PCI, accesses to this register can be observed on the PCI bus.

CPU Port

Overview

The CPU port is a simple parallel programming interface. It can be used in applications, where a device under test needs initialization of a set of registers before the tests can be performed.

The CPU port provides the address, data bus, control, two chip selects and two byte enables. With these signals it is possible to access different devices on one board, without the need for external decoding hardware.


As the card is designed to be a PCI test tool, it makes sense to use it in applications where both ports play a role. ([See “Port Programming Functions” on page 337.](#))

C-Lib Functions

The CPU port can be accessed from all 3 controlling port types, using a few C-API function calls.

Intel Compatible Interface

Signals



Signal	Description
Addr (15:0)	Address Bus AD(15) = MSB
Data (15:0)	Data Bus D (15) = MSB
BE(1:0)	Active Low byte enables, specifying the byte lane carrying meaningful data.
Sel# (1:0)	Active Low Chip Select Signals
Wr#	Active Low Write Enable signal
Rd#	Active Low Read Enable Signal
Rdy#	Rdy is low, when data has been transferred
Rst#	Active Low reset output for CPU port
Clk	CPU clock of onboard Controller system (16MHz)
Int	Interrupt line

Chip Selects the two Chip Select lines can be set by parameter 'device_num' of the [BestCPUportWrite\(\)](#) or [BestCPUportRead\(\)](#) function. This feature enables you to address up to 2 external devices without the need of separate decoding logic, providing a 64kByte address space for each Chip select

device_num	Sel 1#	Sel 0#
0	1	0
1	0	1

Byte and Word Accesses the CPU port is able to handle byte and word accesses. The following combinations between AD[0], BE[1:0] and D[15:0] are used.

BE1 indicates that D[15:8] carries valid data. BE0 asserted means that D[7:0] carries meaningful data.

Size	AD[0]	BE1	BE0	D[15:8]	D[7:0]
Byte	0	1	0	-	Byte
Byte	1	0	1	Byte	-
Word	0	0	0	Hi_Byte	Lo_Byte
Word	1			not allowed	

The transfer size is controlled using the 'size' parameter of the CPUport Functions. Word accesses to non-word address (AD[0] = 1) will be terminated with an transfer error.

Reset the RST# signal of the CPUport can be asserted and deasserted using the [BestCPUportRST\(\)](#) function.

Write Timing the control signals are generated by a synchronous statemachine, controlled from the negative edge of the CPU clock. This clock is also available on the CPUport connector.

There is an automatic_ready mode, which can be enabled during initialization of the CPUport. With this mode, the Rdy# signal will be generated internally for 300ns.

CPU port pinout

Pin#	Signal	Pin#	Signal	Pin#	Signal	Pin#	Signal
1	Wr#	2	GND	41	A(13)	42	A(14)
3	Int#	4	GND	43	A(15)	44	GND
5	Rd#	6	GND	45	D(0)	46	GND
7	Rst#	8	GND	47	D(1)	48	GND
9	Sel(0)#	10	GND	49	D(2)	50	GND
11	Sel(1)#	12	GND	51	D(3)	52	GND
13	BE(0)#	14	GND	53	D(4)	54	GND
15	Rdy#	16	GND	55	D(5)	56	GND
17	A(0)	18	GND	57	D(6)	58	GND
19	A(1)	20	GND	59	D(7)	60	GND
21	A(2)	22	GND	61	BE (1)#	62	GND
23	A(3)	24	GND	63	D(8)	64	GND
25	A(4)	26	GND	65	D(9)	66	GND
27	A(5)	28	GND	67	D(10)	68	GND
29	A(6)	30	GND	69	D(11)	70	GND
31	A(7)	32	GND	71	D(12)	72	GND
33	A(8)	34	GND	73	D(13)	74	GND
35	A(9)	36	GND	75	D(14)	76	GND
37	A(10)	38	A(12)	77	D(15)	78	GND
39	A(11)	40	GND	79	Clk	80	GND

Signal and ground lines are arranged alternately on the flatcable to ensure optimal signal performance. The connector used is an 80-pin finepitch flatcable connector, with the following details:

AMP AMPMODU System50
Manufacturer Part#: 104549-9 (80 positions)

Static I/O Port

Static I/O Signals

8 independent static i/o signals provide a means of controlling up to 8 separate lines with programmable electrical characteristics (Open Drain, Totem Pole, Input).


The output characteristic and the logical state of the static i/o outputs can be programmed by C-API functions ([See “Port Programming Functions” on page 337.](#))

The state of the 8 signals can also be read in by a API function.

Connector 16 Pin flatcable connector. This connector type allows you to attach a grabber cable from the logic analyzer or flying leads to the DUT.

Manufacturer AMP

Drawing Front View of the onboard connector




Pin Layout GND lines and signal lines are arranged alternately to achieve better switching characteristics.

Pin #	Signal	Pin #	Signal
1	Static (0)	2	GND
3	Static (1)	4	GND
5	Static (2)	6	GND
7	Static (3)	8	GND
9	Static (4)	10	GND
11	Static (5)	12	GND
13	Static (6)	14	GND

15	Static (7)	16	GND
----	------------	----	-----

Drivers Each Pin is driven by an LVT125 Open Drain Buffer. This 3.3V driver allows you to connect to both, 5V and 3.3V systems. To get more detailed information about electrical specifications please refer to the vendors data book.

Each static i/o signal is connected directly to a separate pin of the device bus interface FPGA, and can only be used to read back the current value, see C-API function [BestStaticRead \(\) on page 280](#)



Option 003/004 Logic Analyzer Adapter


The option 003 adapter allows you to connect an HP Logic Analyzer directly to the card and the option 004 adapter allows you to connect any other logic analyzer to the card. In addition to the PCI bus signals this interface provides the internal state of the of the exerciser and analyzer.

NOTE: The signals available at this adapter are delayed by several clock cycles.


Logic Analyzer Settings for 16550 HP analyzers are shipped as part of the software release. These can be found in the installation \la directory.

LA connectors

The Logic Analyzer Pods are connected as follows:



The connector pins are numbered as follows:



Pod 1

Pin	LA	Signal	Pin	LA	Signal
1	nc	nc	2	GND	GND
3	CLK	LA_PCI_CLK	4	GND	GND
5	nc	nc	6	GND	GND
7	D15	AD32[15]	8	GND	GND
9	D14	AD32[14]	10	GND	GND
11	D13	AD32[13]	12	GND	GND
13	D12	AD32[12]	14	GND	GND
15	D11	AD32[11]	16	GND	GND
17	D10	AD32[10]	18	GND	GND
19	D9	AD32[9]	20	GND	GND
21	D8	AD32[8]	22	GND	GND
23	D7	AD32[7]	24	GND	GND
25	D6	AD32[6]	26	GND	GND
27	D5	AD32[5]	28	GND	GND

29	D4	AD32[4]	30	GND	GND
31	D3	AD32[3]	32	GND	GND
33	D2	AD32[2]	34	GND	GND
35	D1	AD32[1]	36	GND	GND
37	D0	AD32[0]	38	GND	GND
39	nc	nc	40	GND	GND

Pod 2

Pin	LA	Signal	Pin	LA	Signal
1	nc	nc	2	GND	GND
3	CLK	DBI_CPU_CLK	4	GND	GND
5	nc	nc	6	GND	GND
7	D15	AD32[31]	8	GND	GND
9	D14	AD32[30]	10	GND	GND
11	D13	AD32[29]	12	GND	GND
13	D12	AD32[28]	14	GND	GND
15	D11	AD32[27]	16	GND	GND
17	D10	AD32[26]	18	GND	GND
19	D9	AD32[25]	20	GND	GND
21	D8	AD32[24]	22	GND	GND
23	D7	AD32[23]	24	GND	GND
25	D6	AD32[22]	26	GND	GND
27	D5	AD32[21]	28	GND	GND
29	D4	AD32[20]	30	GND	GND
31	D3	AD32[19]	32	GND	GND
33	D2	AD32[18]	34	GND	GND
35	D1	AD32[17]	36	GND	GND
37	D0	AD32[16]	38	GND	GND
39	nc	nc	40	GND	GND

Pod 3

Pin	LA	Signal	Pin	LA	Signal
1	nc	nc	2	GND	GND
3	CLK	nc	4	GND	GND
5	nc	nc	6	GND	GND
7	D15	SERR	8	GND	GND
9	D14	PERR	10	GND	GND
11	D13	IDSEL	12	GND	GND
13	D12	STOP	14	GND	GND
15	D11	DEVSEL	16	GND	GND
17	D10	IRDY	18	GND	GND
19	D9	TRDY	20	GND	GND
21	D8	FRAME	22	GND	GND
23	D7	RST	24	GND	GND
25	D6	BSTATE[2]	26	GND	GND
27	D5	BSTATE[1]	28	GND	GND
29	D4	BSTATE[0]	30	GND	GND
31	D3	CBE[3]	32	GND	GND
33	D2	CBE[2]	34	GND	GND
35	D1	CBE[1]	36	GND	GND
37	D0	CBE[0]	38	GND	GND
39	nc	nc	40	GND	GND

Pod 4

Pin	LA	Signal	Pin	LA	Signal
1	nc	nc	2	GND	GND
3	CLK	nc	4	GND	GND
5	nc	nc	6	GND	GND
7	D15	INTC	8	GND	GND
9	D14	INTB	10	GND	GND
11	D13	INTA	12	GND	GND
13	D12	TRIG3	14	GND	GND

15	D11	TRIG2	16	GND	GND
17	D10	TRIG1	18	GND	GND
19	D9	TRIG0	20	GND	GND
21	D8	SBO	22	GND	GND
23	D7	SDONE	24	GND	GND
25	D6	BERR	26	GND	GND
27	D5	PAR	28	GND	GND
29	D4	M_ACT	30	GND	GND
31	D3	T_ACT	32	GND	GND
33	D2	LOCK	34	GND	GND
35	D1	GNT	36	GND	GND
37	D0	REQ	38	GND	GND
39	nc	nc	40	GND	GND

Pod 5

Pin	LA	Signal	Pin	LA	Signal
1	nc	nc	2	GND	GND
3	CLK	nc	4	GND	GND
5	nc	nc	6	GND	GND
7	D15	nc	8	GND	GND
9	D14	nc	10	GND	GND
11	D13	DEVSEL_OE	12	GND	GND
13	D12	FRAME_OE	14	GND	GND
15	D11	PERR_OE	16	GND	GND
17	D10	IRDY_OE	18	GND	GND
19	D9	CBE_OE	20	GND	GND
21	D8	AD_OE	22	GND	GND
23	D7	nc	24	GND	GND
25	D6	nc	26	GND	GND
27	D5	nc	28	GND	GND
29	D4	nc	30	GND	GND
31	D3	SQ	32	GND	GND

33	D2	M_LOCK	34	GND	GND
35	D1	T_LOCK	36	GND	GND
37	D0	INTD	38	GND	GND
39	nc	nc	40	GND	GND




External Trigger I/O

These signals allow you to input 3 external trigger signals to the onboard analyzer.

One of the pins can also be used as a trigger output, which provides triggering for an external logic analyzer or scope. This connector is located next to the serial port.

Drawing



Pin Layout

Pin	Signal	Pin	Signal	type
1	GND	2	TRIGGER_0 ^a	I/O
3	GND	4	TRIGGER_1	input only
5	GND	6	TRIGGER_2	input only
7	GND	8	TRIGGER_3	input only

- a. This pin cannot be used as input. It currently carries the external trigger output, which is also used by the internal pattern terms.

Chapter 12 Miscellaneous Interfaces

This chapter describes the interfaces between the.

This chapter contains the following sections:

“Overview” on page 366.

“Reset Switch” on page 366.

“LEDs” on page 366.

“Hex Display” on page 367.

“External Power” on page 367.

“The PCI drivers are always powered from the PCI connector.” on page 367.

Overview


The exerciser/analyzer card has several interfaces which indicate the status of the card. The card may also be reset and the power source selected.

Reset Switch

The reset switch on the card front panel performs a hard reset to the complete board. This resets all statemachines, exerciser and analyzer registers.

LEDs

The LEDs provide minimum information on the current system/card status:.



Test error illuminates if a data compare error occurs.

Hex Display

The hex display can be used in two different modes:

- the default mode, displaying the error number of the first detected PCI protocol error
- user mode when using the C-API, display your own test relevant information on the display.
See [Mailbox and Hex Display Functions on page 338](#).


External Power

Connector to be used with the optional power supply for applications where the power cannot be drawn from the PCI connector.

It delivers +5V for the core logic on the board.

The power supply used by the E2925A card is determined by the VCC jumper. Set this jumper to 'Ext' to enable the board to use the external power supply..

The PCI drivers are always powered from the PCI connector.



A

Accumulated Error Register, 259
Analyzer, 81
Analyzer GUI, 29
Analyzer Overview, 120
aperr, 149
Arrange Signals, 35
attr_mode, 107
Attribute Modes, 107
attrpage, 151
awrpar, 153

B

b_boardproptype, 318
b_cpuproptype, 283
B_PORT_PARALLEL, 195
B_PORT_PCI_CONF, 195
B_PORT_RS232, 195
b_puproptype, 305
b_signaltype, 269
b_staticproptype, 278
b_traceattproptype, 266
b_tracestatustype, 272
b_versionproptype, 314
base address, 50
Base Address Register Defaults, 113
baudrate, 196
BEST Status Register, 296
BestAllPropDefaultLoad, 309
BestAllPropLoad, 308
BestAllPropStore, 307
BestAnalyzerRun, 275
BestAnalyzerStop, 276
BestBoardPropGet, 319
BestBoardPropSet, 317
BestBoardReset, 316
BestClose, 199
BestConfRegGet, 290
BestConfRegMaskGet, 292
BestConfRegMaskSet, 291
BestConfRegSet, 289
BestConnect, 197
BestCPUportIntrClear, 287
BestCPUportIntrStatusGet, 286
BestCPUportPropSet, 282
BestCPUportRead, 285
BestCPUportRST, 288

BestCPUportWrite, 284
BestDevIdentifierGet, 193
BestDisconnect, 198
BestDisplayPropSet, 303
BestDisplayWrite, 304
BestDummyRegRead, 311
BestDummyRegWrite, 310
BestErrorStringGet, 312
BestExpRomByteRead, 294
BestExpRomByteWrite, 293
BestInterruptGenerate, 298
BestMailboxReceiveRegRead, 300
BestMailboxSendRegWrite, 299
BestMasterAllAttr1xProg, 225
BestMasterAllBlock1xProg, 212
BestMasterAttrPageInit, 218
BestMasterAttrPhaseProg, 227
BestMasterAttrPhaseRead, 228
BestMasterAttrPropDefaultSet, 220
BestMasterAttrPropSet, 221
BestMasterAttrPtrSet, 219
BestMasterBlockPageInit, 207
BestMasterBlockPageRun, 216
BestMasterBlockProg, 214
BestMasterBlockPropDefaultSet, 208
BestMasterBlockPropSet, 209
BestMasterBlockRun, 215
BestMasterCondStartPattSet, 233
BestMasterGenPropDefaultSet, 231
BestMasterGenPropGet, 232
BestMasterGenPropSet, 229
BestMasterStop, 217
BestObsErrStringGet, 260
BestObsMaskGet, 256
BestObsMaskSet, 254
BestObsPropDefaultSet, 257
BestObsRuleGet, 261
BestObsRun, 263
BestObsStatusClear, 262
BestObsStatusGet, 258
BestObsStop, 264
BestOpen, 194
BestPCICfgMailboxReceiveRegRead, 302
BestPCICfgMailboxSendRegWrite, 301
BestPowerUpPropGet, 306
BestPowerUpPropSet, 305
BestRS232BaudRateSet, 196

BestSMReset, 315
BestStaticPinWrite, 281
BestStaticPropSet, 277
BestStaticRead, 280
BestStaticWrite, 279
BestStatusRegClear, 297
BestStatusRegGet, 295
BestTargetAllAttr1xProg, 250
BestTargetAttrPageInit, 244
BestTargetAttrPageSelect, 253
BestTargetAttrPhaseProg, 251
BestTargetAttrPhaseRead, 252
BestTargetAttrPropDefaultSet, 246
BestTargetAttrPropGet, 249
BestTargetAttrPropSet, 247
BestTargetAttrPtrSet, 245
BestTargetDecoder1xProg, 240
BestTargetDecoderProg, 242
BestTargetDecoderPropGet, 241
BestTargetDecoderPropSet, 238
BestTargetDecoderRead, 243
BestTargetGenPropDefaultSet, 237
BestTargetGenPropGet, 236
BestTargetGenPropSet, 234
BestTestPropDefaultSet, 204
BestTestPropSet, 202
BestTestProtErrDetect, 200
BestTestResultDump, 201
BestTestRun, 205
BestTraceBitPosGet, 268
BestTraceBytePerLineGet, 270
BestTraceDataGet, 267
BestTracePattPropSet, 266
BestTracePropSet, 265
BestTraceRun, 273
BestTraceStatusGet, 271
BestTraceStop, 274
BestVersionGet, 313
Bit fields, 31
block execution, 98
Block Page, 92
Block Properties, 94
Block Run, 62
Block Transfer, 60, 68, 92, 93
Board Properties, 318
built-in test functions, 58
Bus Command Parameters, 135
Bus Command Referenc, 138

-
- Bus Command Reference, 138
Bus Commands, 134
Bus Observer, 123
Bus Transaction Language, 129
Bus Transaction Language Description, 129
busaddr, 155
buscmd, 156
byten, 158
- C**
C-API, 192
C-Application Programming Interface, 24
captured data, 37, 81
Chained Blocks, 93
CLI, 192
 Commands, 57
Clock Cycle, 92
Command Area, 56
Command Line Interface, 24, 192
compflag, 160
compofts, 162
conditional start, 46
Conditional Start Run Mode Values, 102
Configuration Space, 50, 109
 Header Default Values, 110
ConfigurationSpace
 Default Programming Mask, 110
Constant, 136
CPU Port, 354
CPU Port Properties, 283
- D**
data, 164
Data Memory Editor, 48
Data Phase Protocol Attributes
 d_wrpar, 107
Data Path, 91
Data Phase, 92
Data Phase Protocol Attributes
 d_serr, 107
 do_loop, 107
 term, 107
 waits, 107
Data Phase Protocol Protocol Attributes
 d_perr, 107
- Data Transfer, 92
Decoder 1, 114
Decoder 2, 114
Decoders, 91, 103
Decoders 3, 115
Delay Counter and Timer, 102
Device ROM, 105
Display Area, 56
Don't care terms, 31
dperr, 166
dserr, 168
dwrpar, 170
- E**
E2970A, 29
E2971A, 40
EEPROM, 105
Exerciser GUI, 40
Exerciser Runtime Hardware Overview, 90
Expressions, 135
External Power, 367
External Power Supply, 24
External trigger, 120
External Trigger I/O, 364
- F**
Fast Host (Parallel EPP) Controlling Interface, 348
Fast Host Interface, 24
First Error Register, 259
- G**
Generic Master Run Properties, 230
Generic Target Properties, 235
Graphical User Interface, 24
GUI, 28
- H**
Heartbeat Trigger, 120
Hex Display, 367
Hierarchical Run Concept, 92
High Level Test Functions, 332
host to PCI access functions, 87
HP Logic Analyzer Adapter, 25
- I**
Identifier, 137
Idle Cycles, 32
Initialization and Connection Functions, 332
intaddr, 172
Intel Compatible Interface, 355
Internal Data Memory, 48, 91
Internal Data Memory Model, 103
Interpreting captured data, 82
Interrupt Generator, 116
Interrupt Generator Window, 53
- L**
last, 174
LEDs, 366
lock, 175
Logic Analyzer Adapter, 359
Logic Analyzer Connection, 120
- M**
m_act, 31
m_attr(), 140
m_block(), 141
m_data(), 142
m_last(), 143
m_xact(), 144
Mailbox Registers, 353
Markers, 35
Master Address Phase Attributes, 99
 awrpar, 99
 stepmode, 99
Master Address Phase Attributes
 lock, 99
Master Attribute Editor, 132
Master Attribute Memory, 90
Master Attribute Properties, 221
Master Attributes Editor, 44
Master Block Memory, 90
Master Block Properties, 210
 addr, 94
 attr_pag, 94
 byten, 94
 cmd, 94
 comp_flag, 94
 comp_offset, 94
 int_addr, 94

-
- nofdwords, 94
 - Master Block Property Defaults, 208
 - Master Block Property Registers, 90
 - Master Chained Blocks, 95
 - Master Conditional Start, 102
 - Master Conditional start, 91
 - Master Data Phase Attributes
 - do_loop, 100
 - dperr, 100
 - dserr, 100
 - dwrpar, 100
 - last, 100
 - rel_req, 100
 - waitmode, 100
 - waits, 100
 - Master Latency Timer, 101
 - Master Programming, 96
 - Master Programming Functions, 332
 - Master Programming Model, 96
 - Master Protocol Attribute Programming Model, 101
 - Master Protocol Attributes, 44
 - Master Statemachine, 91
 - Master Transaction, 42
 - Master Transaction Editor, 130
 - Master Transactions, 41, 60, 68
 - Memory Resources, 104
 - N**
 - nofdwords, 178
 - O**
 - Observer Mask, 84
 - Observer Properties, 84
 - Observer Rules, 255
 - Observer Status, 259
 - Observer Status Register, 259
 - Opening and Closing the Connection, 66
 - Overview of Programming Functions, 332
 - P**
 - Pattern Terms, 123, 124
 - PCI Controlling Interface, 349
 - PCI Protocol Observer Functions, 336
 - PCI System Memory, 116
 - PCI Trace, Analyzer and External Trigger Functions, 336
 - Power-Up Behavior, 117
 - Power-Up Properties, 117, 305
 - Product Structure, 23
 - programming mask, 109
 - Programming Protocol Attributes, 61
 - Protocol, 84
 - Protocol Attributes, 69
 - Data Phase, 107
 - Master, 98
 - Master Address Phase, 99
 - Target, 107
 - Protocol Check, 33
 - Protocol ErrorDetect, 58
 - Protocol Errors, 84
 - Protocol Observer, 84, 120, 121
 - Protocol Rules, 33
 - protocol violations, 33
 - R**
 - relreq, 179
 - Reset
 - BEST Board, 118
 - BEST Statemachine, 118
 - system, 118
 - Reset Switch, 366
 - ResetPCI, 118
 - RS232 Controlling Interface, 347
 - Run Levels, 93
 - Run Properties, 62, 71, 77
 - S**
 - Sample Qualifier, 81
 - Searching, 36
 - Static I/O Port, 358
 - Static I/O Properties, 278
 - stepmode, 181
 - storage qualifiers, 30
 - StorageQualifier, 120
 - System Reset, 118
 - T**
 - t_act, 31
 - t_attr(), 146
 - Target, 41
 - Target Address Phase Attributes
 - aperr, 99
 - Target Attribute Editor, 52, 133
 - Target Attribute Memory, 91
 - Target Attribute Properties, 248
 - Target Behavior and Decoder Programming Functions, 335
 - Target Decoder, 77
 - target decoder, 50
 - Target Decoder Programming Model, 106
 - Target Decoder Properties, 239
 - Target Decoders Window, 51
 - Target Programming, 103
 - Target Protocol Behavior, 75
 - Target Statemachine, 91
 - term, 183
 - termination, 78
 - Test Function Properties, 58
 - Test Properties, 202
 - Trace Memor, 81
 - Trace Memory
 - State Analyzer, 120
 - Trace Pattern Properties, 266
 - Trace Properties, 265
 - Trace Signals, 269
 - Trace Status, 272
 - Trace Status Register, 272
 - Transaction, 92
 - Transaction Lister, 38
 - trigger, 30
 - Trigger Pattern, 81
 - TriggerPattern, 120
 - V**
 - Version Properties, 314
 - W**
 - Wait Cycles, 32
 - waitmode, 187
 - waits, 185
 - Waveform Viewer, 34
 - wrpar, 189
 - X**
 - xact_cmd, 31