Telemetry & RF Products

40 MBPS PCM BIT SYNCHRONIZER



KEY FEATURES

- 3U rack-mount houses 1 to 4 PCM bit synchronizers
- Selects any center frequency to within 0.1% at 100 bps to 40 Mbps for NRZ codes and to 30 Mbps for bi-phase codes
- BER within 1.0 dB of theoretical over the entire operational range
- Second-order phase-locked loop extracts a stable clock from noisy and distorted input signals
- Provides fast acquisition of new signals and retention during temporary signal dropouts
- Automatic gain and offset controls track amplitude and offset variations and rapidly adapt to signal changes
- Easy-to-use menu-based setup from front panel touch-screen LCD
- Large signal lock indicators provide visible status from across the room
- Randomizing and derandomizing, forward or reverse sequence
- Web-based and local touch-screen interfaces for setup and control
- Includes SOA enabled API for cross platform software integration
- · Configurable via standard browser

MBS-740



OVERVIEW

The MBS-740 PCM Bit Synchronizer is L-3's eighth generation external PCM bit synchronizer. It is part of a family of high-performance PCM telemetry products we have designed to provide high-speed bit and format synchronization with flexible data processing, distribution, display, and remote configuration capabilities.

PERFORMANCE

The MBS-740 provides a tunable bit rate capability with BER performance within 1.0 dB of theoretical over its full operating range of 100 bps to 40 Mbps for IRIG standard NRZ codes or to 30 Mbps for bi-phase codes. Accurate bit synchronization can be attained on data contaminated with noise and perturbations generally within 100 bits NRZ average acquisition (200 bits bi-phase). Outputs of clean serial NRZ-L data and synchronous clocks are provided at the rear panel BNC connectors of each bit synchronizer.

APPLICATIONS

Our MBS-740 performs input signal conditioning, bit synchronization, data reconstruction, code conversion, clock generation, and output conditioning to provide clean, synchronous serial data and clock signals. A self-contained PC-based rack-mount chassis houses from 1 to 4 bit synchronizer modules. Each bit synchronizer may be setup from the front panel using the touch-screen LCD display or remotely using Ethernet and standard browser, accessible via rear panel connectors on the chassis.

TECHNOLOGY

The MBS-740 is based on L-3's industry-leading PMC Bit Synchronizer, which has been successfully fielded in hundreds of installations in both PC and VME configurations worldwide. Mounted onto standard PCI carrier boards in a PC-based 3U rackmount chassis, these independent mezzanine modules form the basis of a precision test instrument ideal for lab test, bench test, systems integration, and operational telemetry acquisition requirements. SOA enabled design provides remote software interface, as well remote configuration capabilities.



Telemetry & RF Products

40 MBPS PCM BIT SYNCHRONIZER

MBS-740 SPECIFICATIONS

BIT SYNCHRONIZER

	D		
N			

(RS-422) per installed Bit Sync IRIG Code FormatsNRZ-L/M/S, RNRZ-L, BiΦ-L/M/S $\label{lem:continuous} Derandomizer \qquad \dots \\ Forward or reverse sequence = 2n-1$ (n = 11, 15, 17)100 bps to 30 Mbps (Bi-phase codes) AC OffsetUp to100% of signal amplitude at sinusoidal frequencies up to 0.05% of hit rate DC Common Mode Max \pm 6V (75 Ω impedance) $\pm 10V$ (10 K Ω impedance) programmable for single ended inputs (SRC1 or SRC2) 100 Ω for differential input

PERFORMANCE

Bit Error RateWithin 1.0 dB of theoretical programmable Acquisition Range ±2 x LBW @ Eb/No ≥ 12 dB Acquisition Time (avg.)NRZ: \leq 100 bits @ Eb/No \geq 12 dB BiΦ: \leq 200 bits @ Eb/No \geq 12 dB Sync Retention (flywheel) \ldots .Sync will be maintained for at least 128 bits at 0.1% LBW @ Eb/No ≥ 12 dB Sync Threshold Eb/No ≥ 0 dB at 0.1% LBW Tracking Range ± 3 x LBW @ Eb/No ≥ 12 dB

Clock & Data $\,\ldots\ldots$ TTL level, 50 Ω min. load Data FormatNRZ-L Data PolarityNormal & inverted Clock Phase0°, 180° TapeTTL level, 50 Ω min. load CodesNRZ-L/M/S, RNRZ-L, ΒiΦ-L/M/S RandomizerForward or reverse sequence = 2n-1 (n = 11, 15, 17)Data PolarityNormal & inverted

Bit Synchronizer Type \ldots Second-order phase-locked loop Tuning Resolution0.1%

Programming Resolution 0.1% of bit rate

Status to Host (or display)Bit Sync Lock, Signal Detect

OPTIONS (CONTACT FACTORY)

Soft Bit Decisions 3 bits Alternate Symbol Inversion FEC Modes None, Standard, 171-Inverted Randomizer/Derandomizern = 20, CCITT Recommendation V.35

CHASSIS

FRONT PANEL CONTROL

DisplayTouch-screen LCD

REMOTE CONTROL

SOA APISOAP-based API for remote software control via Ethernet Web ApplicationConfiguration GUI accessible via

Ethernet

SETUP FORMATS

StorageDisk Storage QuantityLimited by available disk space SelectionTouch-screen LCD

OPERATING ENVIRONMENT

Relative humidity

PHYSICAL CHARACTERISTICS

Rack-mount optionRETMA rack slides (length 22") Height5.25" (13.37 cm), 3U Width19" (48.4 cm)

COMPATIBILITY

L-3's standalone bit synchronizer software (included)

WeightLess than 35 lbs

ORDERING INFORMATION

MBS-740-CPCM Bit Sync Chassis MBS-740-SPCM Bit Sync Modules (up to 4 per chassis)

Telemetry & RF Products

9020 Balboa Avenue San Diego, CA 92123-3507 858.694.7500 800.351.8483 Fax: 858.279.0693 www.L-3Com.com/Telemetry



L-3. Leading. Headquartered in New York City, L-3 Communications employs over 63,000 people worldwide and is a prime system contractor in aircraft modernization and maintenance, C³ISR (Command, Control, Communications, Intelligence, Surveillance and Reconnaissance) systems and government services. L-3 is also a leading provider of high technology products, systems and subsystems. The company reported 2006 sales of \$12.5 billion.

This technical data and software is considered as Technology Software Publicly Available (TSPA) as defined in Export Administration Regulations (EAR) Part 734.7-11. Specifications subject to change without notice. Call for latest revision. All brand names and product names referenced are trademarks, ML612 Rev A 7/09 registered trademarks, or trade names of their respective holders.