


Technical Bulletin

PC 440 PC-Compatible Format Synchronizer/Decommutator Ground Products



FEATURES

- 1 bps to 20 Mbps
- 16 to 1048576 bits-per-frame
- 2 to 4095 frames-per-subframe
- 1 to 32 bits-per-word
- Full support for IRIG Class I formats
- Time tags each minor frame
- Dual-port memory
- On-board simulator (option)

DESCRIPTION

The PC 440 Format Synchronizer and Decommutator module provides synchronization to serial PCM data stream at rates from 1 bps to 20 Mbps. The synchronization pattern is from 3 to 64 bits in length and is fully maskable and supported by software-selectable optimum synchronization strategy. Subframe synchronization is achieved on an incrementing or decrementing ID field in the data stream, the CFS frame sync pattern, or a Unique Recycle Code (URC) that occurs once each subframe.

Data decommutation includes serial-to-parallel conversion with word size and orientation, parity check and strip control. Data, status and time (from an external time code translator) are output to the ISAbus of a personal computer (PC).

Parallel data and strobes are also available for external interface on a 40-pin connector mounted in the front edge panel of the module. The memory can be configured as a time history buffer or a current value table. At the end-of-block, an interrupt is asserted.

As an option, an on-board simulator can be provided to generate test formats. Up to 2k data values may be inserted into the data stream. Data rates of 10 Mbps, 5 Mbps, 2.5 Mbps and 1.25 Mbps are selectable. An external clock source may also be used.



communications

OPERATION

Setup and programming of the PC 440 module is accomplished via ISA bus read and write transfers to individual setup registers for the programmable parameters. Registers are organized to accommodate quick and easy programming of all setup parameters via a 16-bit slave-only interface.


Buffer building on the PC 400 is supported by a 64k by 16-bit dual-port memory approach. A unique implementation has been adopted to allow the building of buffers of various types and sizes, depending upon the application requirements. Typical buffer types include Current Value Tables (CVTs) and Time History Buffers (THBs).

CVTs are most frequently used for quick-look data display applications, where a group of measurements is to be captured from the incoming PCM stream and transferred to a real-time display. In the CVT, a memory location is assigned to each individual input value. The display task may read the CVT at any given time, and find the most recent value for a given measurement for updating the real-time data display.

THBs, occasionally referred to as sequential buffers, are most frequently used in applications that require archiving data to a mass storage device. In a THB, data is sequentially written to the dual-port memory and an interrupt is generated to the ISA bus host CPU at the input minor frame or major frame rate. At the selected interrupt time, a register resident on the DCM004 is updated with the address of the last buffer updated in the dual-port memory. The CPU can access this information and access the appropriate THB. At the same time, the next THB is being built in the next sequential memory location.

In applications which require both CVTs for display and THBs for data archiving, a sequential buffer approach may be taken. The sequential buffer could then be accessed by an acquisition task which generates both the CVT and THB. This approach is most useful where further processing is to be performed on the data for display (i.e., EU conversions, limit checking), and where information such as time, headers, and trailers are to be merged with the archived data.

PC 440 Block Diagram



SPECIFICATIONS

Functional

SERIAL INPUT (J3)

Rate
Inputs
Data
Clock
Levels

FRAME SYNCHRONIZER

Input Polarity
Strategy
Frame Length
Minimum Error Detect
Bit Slip Window
Frame Sync Location
Frame Sync Pattern
Pattern Types
Search/Check/Lock Errors
Check/Flywheel Frames
Sync States

SUBFRAME SYNCHRONIZER

Sync Mode
Subframe Length
Frame ID Counter
Frame Count
ID Counter Synchronizer (ID)
Location
Pattern
Orientation
ID Mode
Frame Pattern Complement Synchronizer (CFS)
Unique Recycle Code Synchronizer (URC)
Sync Strategy
Check/Lock/Flywheel Errors
Check/Flywheel Frames
Sync States

FIXED DECOMMUTATION

Word Length
Word Orientation
Parity Check/Strip

DATA INTERFACES

Transfer Criteria

Start Transfer
ISAbus Output
Buffer Types
Type 1/2
Size
Interrupt

TIME INPUT INTERFACE (J4)

Resolution
Format
Time Merging
Levels

Characteristics

20 Mbits/sec (max)
2 (active input is selectable)
NRZ-L
0 degree
TTL with 130-ohm Thevenin termination

Normal, APC
Norm, Quick, Burst
8 to 1048576 bits
On, Off
0, ± 1 , ± 2 , ± 3 bits
First, Last
4 to 64 contiguous bits with mask
Normal, AFS, CFS
0 to 15 bit errors
0 to 15 frames
Search, Check, Lock, Flywheel

ID, ID-JAM, CFS, URC
2 to 4095 frames
Up, Down
0 or 1 (min); 4095 (max)

Any word in the frame
1 to 12 bits
MSB, LSB first
Normal, JAM
Complement of FS pattern
4 to 32 bits

0 to 7 bit errors
0 to 15 frames
Search, Check, Lock, Flywheel

4 to 32 bits
LSB, MSB first
Yes, No

Off, always, frame in lock, frame not in search, subframe in lock, subframe not in search, frame and subframe in lock, frame and subframe not in search.
Frame boundary, subframe boundary.

2 (active buffer is selectable)
Time History/Current Value Table
64k deep by 16 bits wide
End-of-frame

Units of microseconds
54 bits binary coded decimal (BCD)
No, Yes at start-of-frame
TTL

SPECIFICATIONS *(continued)*

Functional OPTION

PGN004

Characteristics

Simulator Module

ELECTRICAL AND PHYSICAL

Input DC

+5VDC; 2.5A

Temperature

Operating: 0° to +45°C

Non-operating

-5°C to +50°C

Relative Humidity

Up to 95% without condensation

Dimensions

Full form factor PC-AT type board

Mounting

1 PC-AT bus slot (rear panel bracket and hardware included)

Weight

2 lbs.

