

LMH6732

High Speed Op Amp with Adjustable Bandwidth

General Description

The LMH6732 is a high speed op amp with a unique combination of high performance, low power consumption, and flexibility of application. The supply current is adjustable, over a continuous range of more than 10 to 1, with a single resistor, R_P . This feature allows the device to be used in a wide variety of high performance applications including device turn on/ turn off (Enable/ Disable) for power saving or multiplexing. Typical performance at any supply current is exceptional. The LMH6732's design has been optimized so that the output is well behaved, eliminating spurious outputs on "Enable".

The LMH6732's combination of high performance, low power consumption, and large signal performance makes it ideal for a wide variety of remote site equipment applications such as battery powered test instrumentation and communications gear. Other applications include video switching matrices, ATE and phased array radar systems.

The LMH6732 is available in the SOIC and SOT23-6 packages. To reduce design times and assist in board layout, the LMH6732 is supported by an evaluation board.

Features


- Exceptional Performance at any Supply Current:
 $V_S = \pm 5V$, $T_A = 25^\circ C$, $A_V = +2V/V$, $V_{OUT} = 2V_{PP}$, Typical unless Noted:

I_{CC} (mA)	-3dB BW (MHz)	DG/DP (%/ deg.) PAL	Slew Rate (V/ μs)	THD 1MHz (dBc)	Output Current (mA)
1.0	55	0.020/ 0.036	400	-70.0	9
3.4	180	0.022 / 0.017	2100	-78.5	45
9.0	540	0.025 / 0.010	2700	-79.6	115


- Ultra High Speed (-3dB BW) 1.5GHz ($I_{CC} = 10mA$, $0.25V_{PP}$)
- Single resistor adjustability of supply current
- Fast enable/ disable capability 20ns ($I_{CC} = 9mA$)
- "Popless" output on "Enable" 15mV ($I_{CC} = 1mA$)
- Ultra low disable current $<1\mu A$
- Unity gain stable
- Improved Replacement for CLC505 & CLC449

Applications

- Battery powered systems
- Video switching and distribution
- Remote site instrumentation
- Mobile communications gear



20060262



20060250

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V_S	$\pm 6.75V$
I_{OUT}	(Note 3)
I_{CC}	14mA
Common Mode Input Voltage	V^- to V^+
Maximum Junction Temperature	$+150^\circ C$
Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
Soldering Information	
Infrared or Convection (20 sec)	$235^\circ C$
Wave Soldering (10 sec)	$260^\circ C$
ESD Tolerance (Note 4)	

Human Body Model

2000V

Machine Model

200V

Operating Ratings (Note 1)

Thermal Resistance		
Package	θ_{JC} ($^\circ C/W$)	θ_{JA} ($^\circ C/W$)
8-Pin SOIC	$65^\circ C/W$	$166^\circ C/W$
6-Pin SOT23	$120^\circ C/W$	$198^\circ C/W$
Operating Temperature	$-40^\circ C$ to $+85^\circ C$	
Nominal Supply Voltage	$\pm 4.5V$ to $\pm 6V$	
Operating Supply Current	$0.5mA < I_{CC} < 12mA$	

Electrical Characteristics $I_{CC} = 9mA$ (Note 2)

$A_V = +2$, $R_F = 700\Omega$, $V_S = \pm 5V$, $R_L = 100\Omega$, $R_P = 39k\Omega$; Unless otherwise specified.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 6)	Max (Note 6)	Units
Frequency Domain Response						
SSBW	-3dB Bandwidth	$V_{OUT} = 2V_{PP}$ (Note 8)		540		MHz
LSBW	-3dB Bandwidth	$V_{OUT} = 4.0V_{PP}$		315		MHz
$GF_{0.1dB}$	0.1dB Gain Flatness	$V_{OUT} = 2V_{PP}$		180		MHz
GFP	Frequency Response Peaking	DC to 200MHz, $V_{OUT} = 2V_{PP}$		0.01		dB
GFR	Frequency Response Rolloff	DC to 200MHz, $V_{OUT} = 2V_{PP}$		0.15		dB
LPD	Linear Phase Deviation	DC to 200MHz, $V_{OUT} = 2V_{PP}$		0.6		deg
		DC to 140MHz, $V_{OUT} = 2V_{PP}$		0.1		
DG	Differential Gain	$R_L = 150\Omega$, 4.43MHz		0.025		%
DP	Differential Phase	$R_L = 150\Omega$, 4.43MHz		0.010		deg

Electrical Characteristics $I_{CC} = 9\text{mA}$ (Note 2) (Continued) $A_V = +2$, $R_F = 700\Omega$, $V_S = \pm 5\text{V}$, $R_L = 100\Omega$, $R_P = 39\text{k}\Omega$; Unless otherwise specified.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 6)	Max (Note 6)	Units
Time Domain Response						
TR _S	Rise Time	2V Step		0.8		ns
TR _L	Fall Time	2V Step		0.9		
T _S	Settling Time to 0.04%	$A_V = -1$, 2V Step		18		ns
OS	Overshoot	2V Step		1		%
SR	Slew Rate	5V Step, 40% to 60% (Note 5), (Note 8)		2700		V/ μs
Distortion And Noise Response						
HD ₂	2nd Harmonic Distortion	2V _{PP} , 20MHz		-60		dBc
HD ₃	3rd Harmonic Distortion	2V _{PP} , 20MHz		-64		dBc
THD	Total Harmonic Distortion	2V _{PP} , 1MHz		-79.6		dBc
V _N	Input Referred Voltage Noise	>1MHz		2.5		nV/ $\sqrt{\text{Hz}}$
I _N	Input Referred Inverting Noise Current	>1MHz		9.7		pA/ $\sqrt{\text{Hz}}$
I _{NN}	Input Referred Non-Inverting Noise Current	>1MHz		1.8		pA/ $\sqrt{\text{Hz}}$
SNF	Noise Floor	>1MHz		-154		dBm _{1Hz}
INV	Total Integrated Input Noise	1MHz to 200MHz		60		μV
Static, DC Performance						
V _{IO}	Input Offset Voltage			± 3.0	± 8.0 9.9	mV
DV _{IO}	Input Offset Voltage Average Drift	(Note 9)		16		$\mu\text{V}/^\circ\text{C}$
I _{BN}	Input Bias Current	Non Inverting (Note 7)		-2	± 11 ± 12	μA
DI _{BN}	Input Bias Current Average Drift	Non-Inverting (Note 9)		5		nA/ $^\circ\text{C}$
I _{BI}	Input Bias Current	Inverting (Note 7)		-9	± 20 ± 30	μA
DI _{BI}	Input Bias Current Average Drift	Inverting (Note 9)		-14		nA/ $^\circ\text{C}$
+PSRR	Positive Power Supply Rejection Ratio	DC	52 50	62		dB
-PSRR	Negative Power Supply Rejection Ratio	DC	51 48	56		dB
CMRR	Common Mode Rejection Ratio	DC	49 46	52		dB
I _{CC}	Supply Current	$R_L = \infty$, $R_P = 39\text{k}\Omega$	7.5 6.6	9.0	10.5 11.7	mA
I _{CC} I	Supply Current During Shutdown			<1		μA
Miscellaneous Performance						
R _{IN}	Input Resistance	Non-Inverting		4.7		M Ω
C _{IN}	Input Capacitance	Non-Inverting		1.8		pF
R _{OUT}	Output Resistance	Closed Loop		32		m Ω
V _O	Output Voltage Range	$R_L = \infty$	± 3.60 ± 3.55	± 3.75		V
V _{OL}		$R_L = 100\Omega$	± 2.90 ± 2.85	± 3.10		
CMIR	Common Mode Input Range	Common Mode		± 2.2		V
I _O	Output Current	Closed Loop $-40\text{mV} \leq V_O \leq 40\text{mV}$	± 75	± 115		mA

Electrical Characteristics $I_{CC} = 9\text{mA}$ (Note 2) (Continued) $A_V = +2$, $R_F = 700\Omega$, $V_S = \pm 5\text{V}$, $R_L = 100\Omega$, $R_P = 39\text{k}\Omega$; Unless otherwise specified.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 6)	Max (Note 6)	Units
TON	Turn-on Time	0.5V _{PP} Sine Wave, 90% of Full Value		20		ns
TOFF	Turn-off Time	0.5V _{PP} Sine Wave, <5% of Full Value		9		
V _{O glitch}	Turn-on Glitch			50		mV
FDTH	Feed-Through	f = 10MHz, A _V = +2, Off State		-61		dB

Electrical Characteristics $I_{CC} = 3.4\text{mA}$ (Note 2) $A_V = +2$, $R_F = 1\text{k}\Omega$, $V_S = \pm 5\text{V}$, $R_L = 100\Omega$, $R_P = 137\text{k}\Omega$; Unless otherwise specified.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 6)	Max (Note 6)	Units
Frequency Domain Response						
SSBW	-3dB Bandwidth	V _{OUT} = 2V _{PP} (Note 8)		180		MHz
LSBW	-3dB Bandwidth	V _{OUT} = 4.0V _{PP}		100		MHz
GF _{0.1dB}	0.1dB Gain Flatness	V _{OUT} = 2V _{PP}		50		MHz
GFP	Frequency Response Peaking	DC to 75MHz, V _{OUT} = 2V _{PP}		0.15		dB
GFR	Frequency Response Rolloff	DC to 75MHz, V _{OUT} = 2V _{PP}		0.05		dB
LPD	Linear Phase Deviation	DC to 55MHz, V _{OUT} = 2V _{PP}		0.5		deg
		DC to 25MHz, V _{OUT} = 2V _{PP}		0.1		
DG	Differential Gain	R _L = 150Ω, 4.43MHz		0.022		%
DP	Differential Phase	R _L = 150Ω, 4.43MHz		0.017		deg
Time Domain Response						
TRS	Rise Time	2V Step		1.7		ns
TRL	Fall Time	2V Step		2.1		
T _S	Settling Time to 0.04%	A _V = -1, 2V Step		18		ns
OS	Overshoot	2V Step		2		%
SR	Slew Rate	5V Step, 40% to 60% (Note 5), (Note 8)		2100		V/μs
Distortion And Noise Response						
HD2	2nd Harmonic Distortion	2V _{PP} , 10MHz		-51		dBc
HD3	3rd Harmonic Distortion	2V _{PP} , 10MHz		-65		dBc
THD	Total Harmonic Distortion	2V _{PP} , 1MHz		-78.5		dBc
V _N	Input Referred Voltage Noise	>1MHz		4.1		nV/√Hz
I _N	Input Referred Inverting Noise Current	>1MHz		8.8		pA/√Hz
I _{NN}	Input Referred Non-Inverting Noise Current	>1MHz		1.1		pA/√Hz
SNF	Noise Floor	>1MHz		-151		dBm _{1Hz}
INV	Total Integrated Input Noise	1MHz to 100MHz		60		μV
Static, DC Performance						
V _{IO}	Input Offset Voltage			±2.5	±7.0 ±8.5	mV
DV _{IO}	Input Offset Voltage Average Drift	(Note 9)		10		μV/°C
I _{BN}	Input Bias Current	Non Inverting (Note 7)		-0.4	±4 ±6	μA
DI _{BN}	Input Bias Current Average Drift	Non-Inverting (Note 9)		8		nA/°C
I _{BI}	Input Bias Current	Inverting (Note 7)		-1	±12 ±16	μA

Electrical Characteristics $I_{CC} = 3.4\text{mA}$ (Note 2) (Continued) $A_V = +2$, $R_F = 1\text{k}\Omega$, $V_S = \pm 5\text{V}$, $R_L = 100\Omega$, $R_P = 137\text{k}\Omega$; Unless otherwise specified.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 6)	Max (Note 6)	Units
DI_{BI}	Input Bias Current Average Drift	Inverting (Note 9)		-3		$\text{nA}/^\circ\text{C}$
+PSRR	Positive Power Supply Rejection Ratio	DC	52 50	64		dB
-PSRR	Negative Power Supply Rejection Ratio	DC	51 50	57		dB
CMRR	Common Mode Rejection Ratio	DC	49 48	55		dB
I_{CC}	Supply Current	$R_L = \infty$, $R_P = 137\text{k}\Omega$	2.8 2.6	3.4	3.9 4.1	mA
I_{CCI}	Supply Current During Shutdown			<1		μA
Miscellaneous Performance						
R_{IN}	Input Resistance	Non-Inverting		15		$\text{M}\Omega$
C_{IN}	Input Capacitance	Non-Inverting		1.7		pF
R_{OUT}	Output Resistance	Closed Loop		50		$\text{m}\Omega$
V_O	Output Voltage Range	$R_L = \infty$	± 3.60 ± 3.55	± 3.78		V
V_{OL}		$R_L = 100\Omega$	± 2.90 ± 2.85	± 3.10		
CMIR	Common Mode Input Range	Common Mode		± 2.2		V
I_O	Output Current	Closed Loop $-20\text{mV} \leq V_O \leq 20\text{mV}$	± 30	± 45		mA
TON	Turn-on Time	$0.5V_{PP}$ Sine Wave, 90% of Full Value		42		ns
TOFF	Turn-off Time	$0.5V_{PP}$ Sine Wave, <5% of Full Value		10		
$V_{O\text{ glitch}}$	Turn-on Glitch			25		mV
FDTH	Feed-Through	$f = 10\text{MHz}$, $A_V = +2$, Off State		-61		dB

Electrical Characteristics $I_{CC} = 1.0\text{mA}$ (Note 2) $A_V = +2$, $R_F = 1\text{k}\Omega$, $V_S = \pm 5\text{V}$, $R_L = 500\Omega$, $R_P = 412\text{k}\Omega$; Unless otherwise specified.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 6)	Max (Note 6)	Units
Frequency Domain Response						
SSBW	-3dB Bandwidth	$V_{OUT} = 2V_{PP}$ (Note 8)		55		MHz
LSBW	-3dB Bandwidth	$V_{OUT} = 4.0V_{PP}$		30		MHz
$GF_{0.1\text{dB}}$	0.1dB Gain Flatness	$V_{OUT} = 2V_{PP}$		20		MHz
GFP	Frequency Response Peaking	DC to 25MHz, $V_{OUT} = 2V_{PP}$		0.11		dB
GFR	Frequency Response Rolloff	DC to 25MHz, $V_{OUT} = 2V_{PP}$		0.05		dB
LPD	Linear Phase Deviation	DC to 20MHz, $V_{OUT} = 2V_{PP}$		1		deg
		DC to 14MHz, $V_{OUT} = 2V_{PP}$		0.3		
DG	Differential Gain	$R_L = 500\Omega$, 4.43MHz		0.020		%
DP	Differential Phase	$R_L = 500\Omega$, 4.43MHz		0.036		deg
Time Domain Response						
TRS	Rise Time	2V Step		3.7		ns
TRL	Fall Time	2V Step		5.1		
T_S	Settling Time to 0.04%	$A_V = -1$, 2V Step		18		ns
OS	Overshoot	2V Step		2		%

Electrical Characteristics $I_{CC} = 1.0\text{mA}$ (Note 2) (Continued) $A_V = +2$, $R_F = 1\text{k}\Omega$, $V_S = \pm 5\text{V}$, $R_L = 500\Omega$, $R_P = 412\text{k}\Omega$; Unless otherwise specified.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 6)	Max (Note 6)	Units
SR	Slew Rate	5V Step, 40% to 60% (Note 5), (Note 8)		400		V/ μs
Distortion And Noise Response						
HD2	2nd Harmonic Distortion	$2V_{PP}$, 5MHz		-43		dBc
HD3	3rd Harmonic Distortion	$2V_{PP}$, 5MHz		-65		dBc
THD	Total Harmonic Distortion	$2V_{PP}$, 1MHz		-70.0		dBc
V_N	Input Referred Voltage Noise	>1MHz		8.4		nV/ $\sqrt{\text{Hz}}$
I_N	Input Referred Inverting Noise Current	>1MHz		9.0		pA/ $\sqrt{\text{Hz}}$
I_{NN}	Input Referred Non-Inverting Noise Current	>1MHz		0.8		pA/ $\sqrt{\text{Hz}}$
SNF	Noise Floor	>1MHz		-147		dBm _{1Hz}
INV	Total Integrated Input Noise	1MHz to 100MHz		29		μV
Static, DC Performance						
V_{IO}	Input Offset Voltage			± 1.6	± 6.0 ± 7.3	mV
DV_{IO}	Input Offset Voltage Average Drift	(Note 9)		4		$\mu\text{V}/^\circ\text{C}$
I_{BN}	Input Bias Current	Non Inverting (Note 7)		0.04	± 2.0 ± 2.5	μA
DI_{BN}	Input Bias Current Average Drift	Non-Inverting (Note 9)		-1		nA/ $^\circ\text{C}$
I_{BI}	Input Bias Current	Inverting (Note 7)		-0.1	± 6 ± 8	μA
DI_{BI}	Input Bias Current Average Drift	Inverting (Note 9)		-3		nA/ $^\circ\text{C}$
+PSRR	Positive Power Supply Rejection Ratio	DC	52 51	64		dB
-PSRR	Negative Power Supply Rejection Ratio	DC	51 49	59		dB
CMRR	Common Mode Rejection Ratio	DC	49 47	55		dB
I_{CC}	Supply Current	$R_L = \infty$, $R_P = 412\text{k}\Omega$	0.70 0.66	1.0	1.3 1.4	mA
I_{CCI}	Supply Current During Shutdown			<1		μA
Miscellaneous Performance						
R_{IN}	Input Resistance	Non-Inverting		46		M Ω
C_{IN}	Input Capacitance	Non-Inverting		1.7		pF
R_{OUT}	Output Resistance	Closed Loop		100		m Ω
V_O	Output Voltage Range	$R_L = \infty$	± 3.60 ± 3.55	± 3.78		V
V_{OL}		$R_L = 500\Omega$	± 2.90 ± 2.85	± 3.10		
CMIR	Common Mode Input Range	Common Mode		± 2.2		V
I_O	Output Current	Closed Loop $-15\text{mV} \leq V_O \leq 15\text{mV}$	± 6	± 9		mA
TON	Turn-on Time	0.5V _{PP} Sine Wave, 90% of Full Value		95		ns
TOFF	Turn-off Time	0.5V _{PP} Sine Wave, <5% of Full Value		40		
$V_{O\text{ glitch}}$	Turn-on Glitch			15		mV
FDTH	Feed-Through	f = 10MHz, $A_V = +2$, Off State		-61		dB

Electrical Characteristics $I_{CC} = 1.0\text{mA}$ (Note 2) (Continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.

Note 2: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$. Min/Max ratings are based on production testing unless otherwise specified. See Note 8.

Note 3: The maximum output current (I_O) is determined by device power dissipation limitations.

Note 4: Human body model: $1.5\text{k}\Omega$ in series with 100pF . Machine model: 0Ω in series with 200pF .

Note 5: Slew Rate is the average of the rising and falling edges.



Note 6: Typical numbers are the most likely parametric norm. Bold numbers refer to over temperature limits.

Note 7: Negative input current implies current flowing out of the device.

Note 8: Limits guaranteed by design or sample testing.

Note 9: Drift determined by dividing the change in parameter distribution average at temperature extremes by the total temperature change.

Connection Diagrams




Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing
8-pin SOIC	LMH6732MA	LMH6732MA	95 Units/Rail	M08A
	LMH6732MAX		2.5k Units Tape and Reel	
6-Pin SOT23	LMH6732MF	A97A	1k Units Tape and Reel	MF06A
	LMH6732MFX		3k Units Tape and Reel	


Typical Performance Characteristics

Frequency Response
 $I_{CC} = 9\text{mA}$




20060209

Frequency Response
 $I_{CC} = 3.4\text{mA}$




20060213

Frequency Response
 $I_{CC} = 1\text{mA}$




20060217

Frequency Response
 $I_{CC} = 9\text{mA}$




20060211

Frequency Response
 $I_{CC} = 3.4\text{mA}$




20060215

Frequency Response
 $I_{CC} = 1\text{mA}$




20060219

Frequency Response
 $I_{CC} = 9\text{mA}$




20060210

Frequency Response
 $I_{CC} = 3.4\text{mA}$



20060214


Frequency Response
 $I_{CC} = 1\text{mA}$



20060218


Typical Performance Characteristics (Continued)

Frequency Response
 $I_{CC} = 9\text{mA}$




20060212

Frequency Response
 $I_{CC} = 3.4\text{mA}$




20060216

Frequency Response
 $I_{CC} = 1\text{mA}$




20060220

Noise
 $I_{CC} = 9\text{mA}$




20060229

Noise
 $I_{CC} = 3.4\text{mA}$




20060230

Noise
 $I_{CC} = 1\text{mA}$




20060231

CMRR and PSRR
 $I_{CC} = 9\text{mA}$




20060205

CMRR and PSRR
 $I_{CC} = 3.4\text{mA}$



20060204


CMRR and PSRR
 $I_{CC} = 1\text{mA}$



20060203


Typical Performance Characteristics (Continued)

2nd Distortion vs. Output Amplitude
 $I_{CC} = 9\text{mA}$




20060223

2nd Distortion vs. Output Amplitude
 $I_{CC} = 3.4\text{mA}$




20060225

2nd Distortion vs. Output Amplitude
 $I_{CC} = 1\text{mA}$




20060227

3rd Distortion vs. Output Amplitude
 $I_{CC} = 9\text{mA}$




20060224

3rd Distortion vs. Output Amplitude
 $I_{CC} = 3.4\text{mA}$




20060226

3rd Distortion vs. Output Amplitude
 $I_{CC} = 1\text{mA}$




20060222

Frequency Response for Various C_L
 $I_{CC} = 9\text{mA}$




20060255

Frequency Response for Various C_L
 $I_{CC} = 3.4\text{mA}$



20060256


Frequency Response for Various C_L
 $I_{CC} = 1\text{mA}$



20060257


Typical Performance Characteristics (Continued)

Small Signal Step Response
 $I_{CC} = 9\text{mA}$




20060221

Small Signal Step Response
 $I_{CC} = 3.4\text{mA}$




20060243

Small Signal Step Response
 $I_{CC} = 1\text{mA}$




20060241

Large Signal Step Response
 $I_{CC} = 9\text{mA}$




20060245

Large Signal Step Response
 $I_{CC} = 3.4\text{mA}$




20060244

Large Signal Step Response
 $I_{CC} = 1\text{mA}$




20060242

Output Glitch
 $I_{CC} = 9\text{mA}$




20060247

Output Glitch
 $I_{CC} = 3.4\text{mA}$



20060248


Output Glitch
 $I_{CC} = 1\text{mA}$



20060249


Typical Performance Characteristics (Continued)

Turn-On/Off Characteristics

 $I_{CC} = 9\text{mA}$



20060250

Turn-On/Off Characteristics

 $I_{CC} = 3.4\text{mA}$



20060251

Turn-On/Off Characteristics

 $I_{CC} = 1\text{mA}$



20060252

I_{CC} vs. R_P




20060235

I_P vs. I_{CC}




20060240

Max Output Current vs. I_{CC}




20060236

Slew Rate vs. I_{CC}




20060237

BW vs. I_{CC}



20060238


BW vs. I_{CC} for Various Temperature



20060239


Typical Performance Characteristics (Continued)

-3dB BW vs. I_{CC}




20060262

V_{OS} , I_{BI} & I_{BN} VS. I_{CC}




20060234

Output Impedance vs. Frequency




20060233

Transimpedance




20060232

Recommended R_S vs. C_L




20060254

Settling Time




20060228

DG/DP $I_{CC} = 9mA$




20060206

DG/DP for Various R_L $I_{CC} = 9mA$




20060207

DG/DP for Various R_L $I_{CC} = 3.4mA$




20060208

Application Information:



20060258

FIGURE 1. Recommended Non-Inverting Gain Circuit



20060259

FIGURE 2. Recommended Inverting Gain Circuit

DESCRIPTION

The LMH6732 is an adjustable supply current, current-feedback operational amplifier. Supply current and consequently dynamic performance can be easily adjusted by selecting the value of a single external resistor (R_P).

Note: The following discussion uses the SOIC package pin numbers. For the corresponding SOT23-6 package pin numbers, please refer to the Connection Diagram section.

SELECTING AN OPERATING POINT

The operating point is determined by the supply current which in turn is determined by current (I_P) flowing out of pin 8. As the supply current is increased, the following effects will be observed:

TABLE 1. Device Parameters Related to Supply Current

Specification	Effect as I_{CC} Increases
Bandwidth	Increases
Rise Time	Decreases
Enable/ Disable Speed	Increases
Output Drive	Increases
Input Bias Current	Increases
Input Impedance	Decreases (see Source impedance Discussion)

Both the Electrical Characteristics pages and the Typical Performance Characteristics section illustrate these effects to help make the supply current vs. performance trade-off. The supply current is adjustable over a continuous range of more than 10 to 1 with a single resistor, R_P , allowing for easy trade-off between power consumption and speed. Performance is specified and tested at $I_{CC} = 1\text{mA}$, 3.4mA , and 9mA . (Note: Some test conditions and especially the load resistances are different for the three supply current settings.) The performance plots show typical performance for all three supply currents levels.

When making the supply current vs. performance trade-off, it is first a good idea to see if one of the standard operating points ($I_{CC} = 1\text{mA}$, 3.4mA , or 9mA) fits the application. If it does, performance guaranteed on the specification pages will apply directly to your application. In addition, the value of R_P may be obtained directly from the Electrical Characteristics pages.

BEYOND 1GHz BANDWIDTH


As stated above, the LMH6732 speed can be increased by increasing the supply current. The -3dB Bandwidth can even reach the unprecedented value of 1.5GHz ($A_V = +2$, $V_{OUT} = 0.25V_{PP}$). Of course, this comes at the expense of power consumption (i.e. supply current). The relationship between -3dB BW and supply current is shown in the Typical Performance Characteristics section. The supply current would nominally have to be set to around 10mA to achieve this speed. The absolute maximum supply current setting for the LMH6732 is 14mA . Beyond this value, the operation may become unpredictable.

The following discussion will assist in selecting I_{CC} for applications that cannot operate at one of the specified supply current settings.

Use the typical performance plots for critical specifications to select the best I_{CC} . For parameters containing Min/Max ratings in the data sheet tables, interpolate between the values of I_{CC} in the plots & specification tables to estimate the max/min values in the application.

The simplified schematic for the supply current setting path (I_P) is shown below in Figure 3.

Application Information: (Continued)



20060246

FIGURE 3. Supply Current Control's Simplified Schematic

The terminal marked "R_P" is tied to a potential through a resistor R_P. The current flowing through R_P (I_P) sets the LMH6732's supply current. Throughout the data sheet, the voltages applied to R_P and V⁻ are both considered to be -5V. However, the two potentials do not necessarily have to be the same. This is beneficial in applications where non-standard supply voltages are used or when there is a need to power down the op amp via digital logic control.

The relationship between I_{CC} and I_P is given by:

$I_P = I_{CC}/57$ (approximate ratio at I_{CC} = 3.4mA; consult "I_{CC} vs. I_P" plot for relationship at any I_{CC}).

Knowing I_P leads to a direct calculation of R_P.

$$R_P + 5k\Omega = [(V^+ - 1.6V) - V^-] / I_P$$

$$R_P + 5k\Omega = 8.4 / I_P \text{ (for } V^+ = 5V \text{ and } V^- = -5V\text{)}.$$

First, an operating point needs to be determined from the plots & specifications as discussed above. From this, I_P is obtained. Knowing I_P and the potential R_P is tied to, R_P can be calculated.

EXAMPLE

An application requires that V_S = ±3V and performance in the 1mA operating point range. The required I_P can therefore be determined as follows:

$$I_P = 21\mu A$$

R_P is connected from pin 8 to V⁻. Calculate R_P under these conditions:

$$R_P + 5k\Omega = [(V^+ - 1.6V) - V^-] / I_P$$


$$R_P + 5k\Omega = [(3V - 1.6V) - (-3V)] / 21\mu A$$

$$R_P = 205k\Omega$$

The LMH6732 will have performance similar to R_P = 412kΩ shown on the datasheet, but with 40% less power dissipation due to the reduced supply voltages. The op amp will also have a more restricted common-mode range and output swing.

DYNAMIC SHUTDOWN CAPABILITY

The LMH6732 may be powered on and off very quickly by controlling the voltage applied to R_P. If R_P is connected between pin 8 and the output of a CMOS gate powered from ±5V supplies, the gate can be used to turn the amplifier on and off. This is shown in Figure 4 below:




20060260

FIGURE 4. Dynamic Control of Power Consumption Using CMOS Logic

When the gate output is switched from high to low, the LMH6732 will turn on. In the off state, the supply current typically reduces to 1μA or less. The LMH6732's "off state" supply current is reduced significantly compared to the CLC505. This extremely low supply current in the "off state" is quite advantageous since it allows for significant power saving and minimizes feed-through. To improve switching time, a speed up capacitor from the gate output to pin 8 is recommended. The value of this capacitor will depend on the R_P value used and is best established experimentally. Turn-on and turn-off times of <20ns (I_{CC} = 9mA) are achievable with ordinary CMOS gates.

EXAMPLE

An open collector logic device is used to dynamically control the power dissipation of the circuit. Here, the desired connection for R_P is from pin 8 to the open collector logic device.



20060261

FIGURE 5. Controlling Power On State with TTL Logic (Open Collector Output)

When the logic gate goes low, the LMH6732 is turned on. The LMH6732 V⁺ connection would be to +5V supply.

Performance desired is that given for I_{CC} = 3.4mA under standard conditions. From the I_{CC} vs. I_P plot, I_P = 61μA. Then calculating R_P:

$$R_P + 5k\Omega = [(5V - 1.6V) - 0] / 61\mu A$$

$$R_P = 51k\Omega$$

Application Information: (Continued)

"POPLESS OUTPUT" & OFF CONDITION OUTPUT STATE

The LMH6732 has been especially designed to have minimum glitches during turn-on and turn-off. This is advantageous in situations where the LMH6732 output is fed to another stage which could experience false auto-ranging, or even worse reset operation, due to these transient glitches. Example of this application would be an AGC circuit or an ADC with multiple ranges set to accommodate the largest input amplitude. For the LMH6732, these sorts of transients are typically less than 50mV in amplitude (see Electrical Characteristics Tables for Typical values). Applications designed to utilize the CLC505's low output glitch would benefit from using the LMH6732 instead since the LMH6732's output glitch is improved to be even lower than the CLC505's. In the "Off State", the output stage is turned off and is in effect put into a high-Z state. In this state, output can be forced by other active devices. No significant current will flow through the device output pin in this mode of operation.

DIFFERENTIAL GAIN AND PHASE

Differential gain and phase are measurements useful primarily in composite video channels. They are measured by monitoring the gain and phase changes of a high frequency carrier (3.58MHz for NTSC and 4.43MHz for PAL systems) as the output of the amplifier is swept over a range of DC voltages. Specifications for the LMH6732 include differential gain and phase. Test signals used are based on a 1V_{PP} video level. Test conditions used are the following:

DC sweep range: 0 to 100 IRE units (black to white)

Carrier: 4.43MHz at 40 IRE units peak to peak

$A_V = +2$, $R_L = 75\Omega + 75\Omega$

SOURCE IMPEDANCE

For best results, source impedance in the non-inverting circuit configuration (see *Figure 1*) should be kept below 5k Ω . Above 5k Ω it is possible for oscillation to occur, depending on other circuit board parasitics. For high signal source impedances, a resistor with a value of less than 5k Ω may be used to terminate the non-inverting input to ground.

FEEDBACK RESISTOR

In current-feedback op amps, the value of the feedback resistor plays a major role in determining amplifier dynamics. It is important to select the correct value. The LMH6732 provides optimum performance with feedback resistors as shown in Table 2 below. Selection of an incorrect value can

lead to severe rolloff in frequency response, (if the resistor value is too large) or , peaking or oscillation (if the value is too low).

TABLE 2. Feedback Resistor Selection for Various Gain Settings and I_{CC}'s

	I _{CC} (mA)			Unit
	9	3.4	1	
A _V = +1	700	1k	1k	Ω
A _V = +2	700	1k	1k	Ω
A _V = -1	500	750	1k	Ω
A _V = -2	400	450	1k	Ω
A _V = +6	500	500	1k	Ω
A _V = -6	200	200	1k	Ω
A _V = +21	1k	1k	1k	Ω
A _V = -20	500	500	1k	Ω

For I_{CC} > 9mA at any closed loop gain setting, a good starting point for R_F would be the 9mA value stated in Table 2 above. This value could then be readjusted, if necessary, to achieve the desired response.

PRINTED CIRCUIT LAYOUT & EVALUATION BOARDS

Generally, a good high frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15 for more information). National Semiconductor suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization:


Device	Package	Evaluation Board Part Number
LMH6732MF	SOT23-6	CLC730216
LMH6732MA	SOIC	CLC730227

These evaluation boards are shipped when a device sample request is placed with National Semiconductor. The supply current adjustment resistor, R_P, in both evaluation boards should be tied to the appropriate potential to get the desired supply current. To do so, leave R2 (CLC730216) [R5 (CLC730227)] uninstalled. Jumper "Dis" connector to V⁻. Install R1 (CLC730216) [R4 (CLC730227)] to set the supply current.


Physical Dimensions

inches (millimeters)

unless otherwise noted



8-Pin SOIC
NS Package Number M08A



CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS

MF06A (Rev A)

6-Pin SOT23
NS Package Number MF06A

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Fax: 65-6250 4466
Email: ap.support@nsc.com
Tel: 65-6254 4466

National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: nsj.crc@jksmt.nsc.com
Tel: 81-3-5639-7560