




REVISIONS				
LTR	DESCRIPTION	E.C.N.	DATE	BY/APP'D
A	RELEASE TO DOCUMENT CONTROL	10729	12/06/94	MS/



CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS

NOTES: UNLESS OTHERWISE SPECIFIED

1. PLATING: ALL EXPOSED METAL AND METALIZED AREAS TO BE GOLD PLATED 100 MICROINCHES/ 2.54 MICROMETERS MINIMUM OVER 80-350 MICROINCHES/ 2.03-8.89 MICROMETERS OF NICKEL.
2. NO JEDEC REGISTRATION AS OF 12/06/94.

APPROVALS		DATE	National Semiconductor	
DRAWN	MARTA SUCHY	12/06/94	2900 Semiconductor dr., Santa Clara, CA 95052-8090	
DFTG. CHK.			PIN GRID ARRAY, CERAMIC, 149 PIN, CAVITY DOWN	
ENGR. CHK.				
PROJECTION		SCALE	SIZE	DRAWING NUMBER
INCH [MM]		N/A	C	MKT-UA149A
		DO NOT SCALE DRAWING		REV A

SHEET 1 of 1