


# Typical Applications

- CDMA/TDMA/DCS 1900 PCS Systems
- PHS 1500/WLAN 2400 Systems
- General Purpose Downconverter
- Micro-Cell PCS Base Stations
- Portable Battery Powered Equipment

### **Product Description**


The RF2458 is a monolithic integrated downconverter for PCS, PHS, and WLAN applications. The IC contains all of the required components to implement the RF functions of the downconverter. It contains a double-balanced Gilbert cell mixer and a balanced IF output. The high gain makes it ideal for front end applications. The IC is designed to operate from a single 3V power supply.



Package Style: MSOP-10

### **Optimum Technology Matching® Applied**

☐ Si BJT ☐ GaAs MESFET☐ Si Bi-CMOS☐ SiGe HBT☐ Si CMOS☐



**Functional Block Diagram** 

### **Features**

- Extremely High Dynamic Range
- Single 3V Power Supply
- 1500 MHz to 2500 MHz Operation

#### **Ordering Information**

RF2458 3V PCS Downconverter

RF2458 PCBA Fully Assembled Evaluation Board

RF Micro Devices, Inc. 7625 Thorndike Road Greensboro, NC 27409, USA

Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com

Rev A0 991202

# **Absolute Maximum Ratings**

Parameter	Ratings	Unit
Supply Voltage		$V_{DC}$
Input LO and RF Levels		dBm
Ambient Operating Temperature		°C
Storage Temperature		°C



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Parameter	Specification		Unit	Condition		
Farameter	Min.	Тур.	Max.	Oilit	Condition	
Overall					T=25°C, V <sub>CC</sub> =3.0V, RF=1959MHz,	
					LO=1749MHz @ -2dBm	
Usable RF Frequency Range	1500		2500	MHz		
Typical RF Frequency Range		1930 to 1990		MHz		
Usable LO Frequency Range	1200		2500	MHz		
Typical LO Frequency Range		1430 to 1990		MHz		
IF Frequency Range		DC to 500		MHz		
Noise Figure		10		dB		
Input VSWR		<2:1			Single-ended with external matching network.	
Input IP3		+3		dBm		
Gain		+14		dB		
Output Impedance			1000	Ω	Single-ended with external matching network.	
LO Input						
LO Input Range		-5 to +3		dBm		
LO to RF (Mix In) Rejection		45		dB		
LO to IF		47		dB		
LO Input VSWR		<2:1			Single-ended with external matching net-	
Power Cumply					work.	
Power Supply	0.7	0.0	0.0	.,,		
Voltage	2.7	3.0	3.6	V		
Current Consumption		38		mA		

8-92 Rev A0 991202


**RF2458** 

# Preliminary

Pin	Function	Description	Interface Schematic
1	LO IN	Mixer LO single-ended input. The pin is internally DC blocked. External matching sets impedance.	LOINO
2	GND1	Ground for downconverter. Keep traces physically short and connect directly to ground plane for best performance.	
3	VCC1	Supply voltage for downconverter. External RF bypassing is required. The trace length between the bypass caps and the pin should be minimized. Connect ground sides of caps directly to ground.	
4	GND2	Same as pin 2.	
5	VCC2		
6	RF IN	Mixer RF single-ended input. The pin is internally DC blocked. External matching sets input impedance.	RF IN O
7	GND3	Same as pin 2.	
8	GND4	Same as pin 2.	
9	IF-	IF output pin. The output is balanced. A current combiner external network performs a differential to single-ended conversion and sets the output impedance. There must be a DC path from $V_{CC}$ to this pin. this is normally achieved with the current combiner network. A DC blocking cap must be present if the IF filter input has a DC path to ground.	IF+ IF-
10	IF+	Same as pin 7, except complementary output.	

Rev A0 991202 8-93

# **Application Schematic**



# **Output Interface Network**

L3, C4, C5, and R form a current combiner which performs a differential to single-ended conversion at the IF frequency and sets the output impedance. In most cases, the resonance frequency is independent of R and can be set according to the following equation:

$$f_{IF} = \frac{1}{2\pi\sqrt{\frac{L1}{2}(C1 + C_{EQ})}}$$

Where  $C_{\text{EQ}}$  is the equivalent stray capacitance and capacitance looking into pins 9 and 10. An average value to use for  $C_{\text{EQ}}$  is 2.5 pF.

R can then be used to set the output impedance according to the following equation:

$$R = \left(\frac{1}{4 \cdot R_{OUT}} - \frac{1}{R_{P}}\right)^{-1}$$


where  $R_{OUT}$  is the desired output impedance and  $R_P$  is the parasitic equivalent parallel resistance of L3.

C4 should be chosen as high as possible, while maintaining an  $R_P$  of L3 that allows for the desired  $R_{OUT}$ .

L2 and C2 serve dual purposes. L2 serves as an output bias choke, and C2 serves as a series DC block.

In addition, L2 and C2 may be chosen to form an impedance matching network if the input impedance of the IF filter is not equal to ROUT. Otherwise, L2 is chosen to be large (suggested 8.2nH) and C2 is chosen to be large (suggested 22nF) if a DC path to ground is present in the IF filter, or omitted if the filter is DC blocked.

(Download Bill of Materials from www.rfmd.com.)



### NOTES:


- 1) R1, L3, C4, and C5 are chosen to produce an output impedance, R $_{\rm OUT}$ , of 1000  $\Omega$  @ 210 MHz. 2) L4 and C7 are chosen to match the 1000  $\Omega$  output impedance to 50  $\Omega$  for testing purposes.


FRONT-ENDS


<sup>\*</sup> Denotes component not populated on evaluation board.

# Evaluation Board Layout Board Size 2.0" x 2.0"

Board Thickness 0.031", Board Material G-10







8-96 Rev A0 991202