

3V CDMA/FM RECEIVE AGC AMPLIFIER

Typical Applications


- 3V CDMA/FM Cellular Systems
- Supports Dual-Mode AMPS/CDMA
- Supports Dual-Mode TACS/CDMA
- General Purpose Linear IF Amplifier
- Commercial and Consumer Systems
- Portable Battery Powered Equipment

Product Description


The RF2617 is a complete AGC amplifier designed for the receive section of 3V dual-mode CDMA/FM cellular applications. It is designed to amplify IF signals while providing more than 90dB of gain control range. Noise Figure, IP₃, and other specifications are designed to be compatible with the IS-95 Interim Standard for CDMA cellular communications. This circuit is designed as part of the RFMD CDMA Chip Set, consisting of a Transmit IF AGC Amp, a Transmit Upconverter, a Receive LNA/Mixer, and this Receive IF AGC Amp. The IC is manufactured on an advanced high frequency Silicon Bipolar process, and is packaged in a standard miniature 16-lead plastic SSOP package.

Optimum Technology Matching® Applied

✓ Si BJT ☐ GaAs HBT ☐ GaAs MESFET☐ Si Bi-CMOS ☐ SiGe HBT ☐ Si CMOS



Functional Block Diagram



Package Style: SSOP-16

Features

- Supports Dual Mode Operation
- -48dB to +48dB Gain Control Range
- Single 3V Power Supply
- Digitally Selectable Inputs
- -2dBm Input IP₃
- 12MHz to 285MHz Operation

Ordering Information

RF2617 3V CDMA/FM Receive AGC Amplifier RF2617 PCBA Fully Assembled Evaluation Board

RF Micro Devices, Inc. 7625 Thorndike Road Greensboro, NC 27409, USA Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com

Absolute Maximum Ratings

Parameter	Value	Unit
Supply Voltage	-0.5 to +7.0	V_{DC}
Control Voltage	-0.5 to +5.0	V_{DC}
Input RF Power	+10	dBm
Operating Ambient Temperature	-40 to +85	°C
Storage Temperature	-40 to +150	°C



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).


Parameter	Specification		Unit	Condition		
Parameter	Min.	. Typ. Max.		Offic	Condition	
					T=25°C, 85 MHz, V_{CC} =3.0 V, Z_{S} =500 Ω, Z_{I} =500 Ω, 500 Ω External CDMA Input Ter-	
Overall					minating Resistor, 500Ω External Output Terminating Resistor (Effective Z_S =333 Ω ,	
					Effective $Z_L=250\Omega$) (See Application Example)	
Frequency Range		12 to 285		MHz	pic)	
CDMA Maximum Gain	+45	+48		dB	V _{GC} =2.4V	
CDMA Minimum Gain		-48	-45	dB	V _{GC} =0.3V	
FM Maximum Gain	+45	+49		dB	V _{GC} =2.4V	
FM Minimum Gain		-48	-45	dB	V _{GC} =0.3V	
Gain Slope		57		dB/V	Measured in 0.5V increments	
Gain Control Voltage Range		0 to 3		V_{DC}	Source impedance of $4.7k\Omega$	
Gain Control Input Impedance		30		kΩ		
Noise Figure		5	8	dB	At maximum gain and 85MHz	
Input IP ₃	-44	-40		dBm	At +40dB gain, referenced to 500Ω	
	-4	-2		dBm	At minimum gain, referenced to 500Ω	
Stability (Max VSWR)	10:1				Spurious < -70 dBm	
IF Input						
Input Impedance		1		kΩ	CDMA, differential	
Input Impedance		850		Ω	FM, single-ended	
CDMA to FM Isolation		30		dB		
Power Supply						
Voltage		2.7 to 3.3		V		
Current Consumption		13	15	mA	Minimum gain, V _{CC} =3.0V	
Current Consumption		14	16	mA	Maximum gain, V _{CC} =3.0V	

10-18 Rev B3 990106

Pin	Function	Description	Interface Schematic
1	CDMA+	CDMA Balanced Input Pin. This pin is internally DC biased and should be DC blocked if connected to a device with a DC level other than V_{CC} present. A DC to connection to V_{CC} is acceptable. For single-ended input operation, one pin is used as an input and the other CDMA input is AC coupled to ground. The balanced input impedance is $1k\Omega$, while the single-ended input impedance is 500Ω	BIAS \$700 Ω CDMA-
2	CDMA-	Same as pin 2, except complementary input.	See pin 1.
3	GND	Ground connection. Keep traces physically short and connect immediately to ground plane for best performance.	
4	FM+	FM Balanced Input Pin. This pin is internally DC biased and should be DC blocked if connected to a device with DC present. For single-ended input operation, one pin is used as an input and the other FM input is AC coupled to ground. The balanced input impedance is $1.7k\Omega$, while the single-ended input impedance is 850Ω	BIAS \$650 Ω \$650 Ω FM+ O FM-
5	FM-	Same as pin 4, except complementary input.	See pin 4.
6	GND	Same as pin 3.	
7	IN SELECT	Selects which IF input (CDMA or FM) is used. This is a digitally controlled input. A logic "high" selects the CDMA input amplifier. A logic "low" selects the FM input amplifier. The threshold voltage is approximately 1.3V.	IN SELECT O—VVV—————————————————————————————————
8	NC	No Connection pin. This pin is internally biased and should not be connected to any external circuitry, including ground or V_{CC} .	
9	OUT-	Balanced Output pin. This is an open-collector output, designed to operate into a 250Ω balanced load. The load sets the operating impedance, but an external choke or matching inductor to V_{CC} must also be supplied in order to correctly bias this output. This bias inductor is typically incorporated in the matching network between the output and next stage. Because this pin is biased to V_{CC} , a DC blocking capacitor must be used if the next stage's input has a DC path to ground.	+ + + + + + + + + + + + + + + + + + +
10	OUT+	Same as pin 9, except complementary output.	See pin 9.
11	GND	Same as pin 3.	
12	GND	Same as pin 3.	
13	VCC	Supply Voltage pin. External bypassing is required. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane.	
14	VCC	Same as pin 13.	
15	VCC	Same as pin 13.	
16	GC	Analog gain adjustment for all amplifiers. Valid control ranges are from 0V to 3.0V. Maximum gain is selected with 3.0V. Minimum gain is selected with 0V. These voltages are only valid for a 4.7k Ω DC source impedance.	V _{CC} \$12.7 kΩ 23.5 kΩ \$15 kΩ

Rev B3 990106 10-19

Application Schematic




R2 sets the balanced output impedance to $500\,\Omega$. L1 and C2 serve dual purposes. L1 serves as an output bias choke, and C2 serves as a series DC block. In addition, the values of L1 and C2 may be chosen to form an impedance matching network of the load impedance is not $500\,\Omega$. Otherwise, the values of L1 and C1 are chosen to form a parallel-resonant tank circuit at the IF when the load impedance is $500\,\Omega$.

10-20 Rev B3 990106

Evaluation Board Schematic


(Download Bill of Materials from www.rfmd.com.)




Rev B3 990106 10-21


IF AMPLIERS


Evaluation Board Layout








10-22 Rev B3 990106


















Rev B3 990106 10-23


IF AMPLIERS














10-24 Rev B3 990106