W.J. FORD SURPLUS ENTERPRISES A DIVISION OF 3125661 CANADA INC. 21 MARKET ST. N. (corner Market & William) P.O. Box 605, SMITHS FALLS, ONT. K7A 4T6 TELEPHONE (513) 203-5195 FAX (613) 283-0537

## SERVICE MANUAL

# HP 54201A/D DIGITIZING OSCILLOSCOPE





#### HEWLETT PACKARD

SERVICE MANUAL

W.J. FORD SURPLUS ENTERPRISES A DIVISION OF 3125661 CANADA INC. 21 MARKET ST. N. (corner Market & William) P.O. Box 606, SMITHS FALLS, CNT. K7A 4T6 TELEPHONE (613) 283-5195 FAX (613) 283-0637

## HP 54201A/D DIGITIZING OSCILLOSCOPE

SERIAL NUMBERS

This manual applies directly to instruments with serial number prefixes:

HP 54201A; 2602A HP 54201D; 2602A

For additional important information about serial numbers, see INSTRUMENTS COVERED BY MANUAL in Section I.

© COPYRIGHT HEWLETT-PACKARD COMPANY/COLORADO SPRINGS DIVISION 1986 1900 GARDEN OF THE GODS ROAD, COLORADO SPRINGS, COLORADO U.S.A

ALL RIGHTS RESERVED

Manual Part No. 54201-90902 Microfiche Part No. 54201-90802

**PRINTED: JANUARY 1986** 

#### SAFETY

This product has been designed and tested according to International Safety Requirements. To ensure safe operation and to keep the product safe, the information, cautions, and warnings in this manual, must be heeded. Refer to Section I and the Safety Summary for general safety considerations applicable to this product.

This apparatus has been designed and tested in accordance with IEC publication 348, safety requirements for electronic measuring apparatus, and has been supplied in a safe condition. This manual contains some information and warnings which have to be followed by the user to ensure safe operation and to retain the apparatus in safe condition.

#### CERTIFICATION

Hewlett-Packard Company certifies that this product met its published specifications at the time of shipment from the factory. Hewlett-Packard further certifies that its calibration measurements are traceable to the United States National Bureau of Standards, to the extent allowed by the Bureau's calibration facility, and to the calibration facilities of other International Standards Organization members.

#### WARRANTY

This Hewlett-Packard product is warranted against defects in material and workmanship for a period of one year from date of shipment. During the warranty period, Hewlett-Packard Company will, at its option, either repair or replace products which prove to be defective.

For warranty service or repair, this product must be returned to a service facility designated by HP. However, warranty service for products installed by HP and certain other products designated by HP will be performed at Buyer's facility at no charge within the HP service travel area. Outside HP service travel areas, warranty service will be performed at Buyer's facility only upon HP's prior agreement and Buyer shall pay HP's round trip travel expenses.

For products returned to HP for warranty service, Buyer shall prepay shipping charges to HP and HP shall pay shipping charges to return the product to Buyer. However, Buyer shall pay all shipping charges, duties, and taxes for products returned to HP from another country.

#### LIMITATION OF WARRANTY

The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by Buyer, Buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside of the environmental specifications for the product, or improper site preparation or maintenance.

NO OTHER WARRANTY IS EXPRESSED OR IMPLIED. HP SPECIFICALLY DISCLAIMS THE IMPLIED WARRANTIES OR MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### EXCLUSIVE REMEDIES

THE REMEDIES PROVIDED HEREIN ARE BUYER'S SOLE AND EXCLUSIVE REMEDIES. HP SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER BASED ON CONTRACT, TORT, OR ANY OTHER LEGAL THEORY.

#### ASSISTANCE

Product maintenance agreements and other customer assistance agreements are available for Hewlett-Packard products.

For any assistance, contact your nearest Hewlett-Packard Sales and Service Office. Addresses are provided at the back of this manual.

SCWA984

## HP 54201A/D SERVICE MANUAL

## **Your Comments Please**

· · · ·

Your comments assist us in improving the usefulness of our publications. Please complete this questionnaire and return it to us. Feel free to add any additional comments that you might have. All comments and suggestions become the property of HP.

			<u> </u>	
			topics easy to fi	
Fairly Easy	$\square$ D	ifficult	🗆 Quite Dif	fficult
	Excellent	Good	Adequate	Poor
be most help	ful in this man	1al?		
be least help				
f knowledge a	about oscillosco	pes before you	began using th	is manual?
-		- •	Expert	
	Fairly Easy be most helpf be least help	Fairly Easy	Fairly Easy       Difficult         Excellent       Good         Image: Imag	Excellent Good Adequate

FOLD HERE

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES



## **BUSINESS REPLY CARD**

FIRST CLASS PERMIT NO. 1303 COLORADO SPRINGS, COLORADO

POSTAGE WILL BE PAID BY ADDRESSEE

## **HEWLETT-PACKARD**

COLORADO SPRINGS DIVISION ATTN: PUBLICATIONS DEPT. P.O. BOX 2197 COLORADO SPRINGS, COLORADO 80901-2197

FOLD HERE

Your cooperation in completing and returning this form will be greatly appreciated. Than you.

#### SAFETY CONSIDERATIONS

GENERAL - This is a Safety Class I Instrument (provided with terminal for protective earthing).

**OPERATION -** BEFORE APPLYING POWER verify that the power transformer primary is matched to the available line voltage, the correct fuse is installed, and Safety Precautions are taken (see the following warnings). In addition, note the instrument's external markings which are described under "Safety Symbols."

## WARNING

- o Servicing Instructions are for use by service-trained personnel. To avoid dangerous electric shock, do not perform any servicing unless qualified to do so.
- o BEFORE SWITCHING ON THE INSTRUMENT, the protective earth terminal of the instrument must be connected to the protective conductor of the (mains) powercord. The mains plug shall only be inserted in a socket outlet provided with a protective earth contact. The protective action must not be negated by the use of an extension cord (power cable) without a protective conductor (grounding). Grounding one conductor of a twoconductor outlet is not sufficient protection.
- o If this instrument is to be energized via an auto-transformer (for voltage reduction) make sure the common terminal is connected to the earth terminal of the power source.
- o Any interruption of the protective (grounding) conductor (inside or outside the instrument) or disconnecting the protective earth terminal will cause a potential shock hazard that could result in personal injury.
- o Whenever it is likely that the protection has been impaired, the instrument must be made inoperative and be secured against any unintended operation.
- o Only fuses with the required rated current, voltage, and specified type (normal blow, time delay, etc.) should be used. Do not use repaired fuses or short circuited fuseholders. To do so could cause a shock or fire hazard.
- o Do not operate the instrument in the presence of flammable gasses or fumes. Operation of any electrical instrument in such an environment constitutes a definite safety hazard.

- o Do not install substitute parts or perform any unauthorized modification to the instrument.
- Adjustments described in the manual are performed with power supplied to the instrument while protective covers are removed. Energy available at many points may, if contacted, result in personal injury.
- o Any adjustment, maintenance, and repair of the opened instrument under voltage should be avoided as much as possible, and when inevitable, should be carried out only by a skilled person who is aware of the hazard involved.
- Capacitors inside the instrument may still be charged even if the instrument has been disconnected from its source of supply.

#### SAFETY SYMBOLS

Instruction manual symbol. The product will be marked with this symbol when it is necessary for the user to refer to the instruction manual in order to protect against damage to the product.

Indicates hazardous voltages.

Earth terminal (sometimes used in manual to indicate circult common connected to grounded chassis).

WARNING

The WARNING sign denotes a hazard. It calls attention to a procedure, practice, or the like, which, if not correctly

performed or adhered to, could result in personal Injury. Do not proceed beyond a WARNING sign until the indicated conditions are fully understood and met.



The CAUTION sign denotes a hazard. It calls attention to an operating procedure, practice, or the like, which, if not

correctly performed or adhered to, could result in damage to or destruction of part or all of the product. Do not proceed beyond a CAUTION sign until the indicated conditions are fully understood or met.

## TABLE OF CONTENTS

·~\_\_\_\_

## SECTION 1. GENERAL INFORMATION

Introduction	1-1
Manual Organization	1-1
Instruments Covered by This Manual	
Description	
Accessories Supplied	
Specifications	1-3
General Characteristics	
Operating Characteristics	
Recommended Test Equipment	

## **SECTION 2. INSTALLATION**

Introduction	2-1
Preparation for Use	2-1
Power Requirements	
Line Voltage Selection	
Power Cable	
Operating Environment	2-2
Cleaning Requirements	2-2
Storage and Shipment	2-2
Environment	
Packaging	2-3

## **SECTION 3. PERFORMANCE TESTS**

Introduction	3-1
Equipment Required	3-1
Test Record	3-1
Calibration Interval	3-1
Recommended Test Equipment	3-1
Self Test Function Verification	3-3
DC Offset Accuracy Test	3-4
Voltage Measurement Accuracy Test	3-6
Bandwidth (-3dB) Test	3-8
Time Measurement Accuracy Test (Single and Dual Cursor)	3-11
Trigger (Analog) Level Accuracy Test	3-13
Trigger Sensitivity Test	3-15
Minimum Setup Time Test (HP 54201D Only)	3-20
Minimum Hold Time Test (HP 54201D Only)	3-25
Minimum Clock Pulse Width Test (HP 54201D Only)	3-30
Clock Repetition Rate Test (HP 54201D) Only	3-35
Minimum Input Test (HP 54201D Only)	3-39
Threshold Accuracy Test (HP 54201D)	3-43
Performance Test Record	3-49

## **SECTION 4. ADJUSTMENT PROCEDURES**

X. 2

~ ~

Introduction	4-1
Calibration Interval	4-1
Front-Panel Calibration	4-2
SYSTEM Calibration Menu	4-2
SYSTEM Test & Service Menu Calibration	4-3
Equipment Required for Adjustments	4-5
Power Supply Adjustment	4-6
Display System Adjustment	4-8
Yoke Adjustment Procedure	4-8
Display Driver Adjustment Procedure 4	-11
Analog Board Adjustments 4	-14
Offset Adjustment Procedures 4	-14
Input Compensation and Gain Adjustments 4	-16
State Trigger Board Adjustment (54201D Only) 4	-20

## SECTION 5. REPLACEABLE PARTS

Introduction	
Abbreviations	
Replaceable Parts List	
Ordering Information	
Direct Mail Order System 5-2	

## SECTION 6. SERVICE

Introduction	
Safety Considerations	6-1
Logic Convention	6-1
Logic Convention	6-1
ECL Attributes	
Removal and Installation of Mainframe Components	
State Trigger Roard Removal (HP 54201D Only)	
CPU Board Removal	
Power Supply Board Removal	
Apolog Roard Removal	G-0
Motherboard Removal	
Keyboard and CRT Removal	6-5
Display Driver Board Removal	
Display Driver Board Removal	6-8
Troubleshooting	0-0
Self Test Failures	ьно
Board Replacement	01-0
Product Support Kit	
Key Down Power-In Reset	
Troubleshooting Flowchart	
Power Supply Voltage Check	
Interface Stimulus Test	6-24
	6-26
Display Driver Signals	0-20 ۵.97
Keyboard Test	

## SERVICE GROUP 6A. POWER SUPPLY

Introduction	6A-1
Safety Considerations	6A-1
Specifications	6A-2
Power Supply Block Diagram	6A-2
Power Supply Theory Of Operation	6A-5
Primary Section	6A-5
Control Section	6A-6
Control Power Supply	6A-7
PWM Failure Modes	6A-7
Secondary Section	5A-10
LED Failure Indications	5A-10
Mnemonics	6A-13

## APPENDIX A. SELF-TEST DOCUMENTATION

Introduction	A-1
Self Test 0 - CPU/Memory	A-1
Self Test 1 - Acquisition/Trigger	A-2
Analog Board Self Tests	A-3
State Board Self Tests	A-4
Self Test 2 - Input	A-8

## SECTION 1 GENERAL INFORMATION

WARNING

Service information included in this manual is for use of trained service personnel. To avoid electrical shock, do not perform any service procedures in the manual or do any servicing to the HP 54201A/D unless you are qualified.

### 1-1. INTRODUCTION

This manual contains technical information concerning the installation, performance testing, adjustments, and servicing of the HP 54201A and HP 54201D Digitizing Oscilloscopes. When information concerns both models the system will be referred to as the HP 54201A/D.

### 1-2. MANUAL ORGANIZATION

**Section 1, General Information.** This section contains a description of this manual and the instrument. This section also gives the specifications, general characteristics, operating characteristics and recommended test equipment for the HP 54201A/D.

Section 2, Installation. This section explains how to prepare the HP 54201A/D for use.

**Section 3, Performance Tests.** This section describes both the self test capabilities of the HP 54201A/D as well as the procedures for the full Performance Test.

Section 4, Adjustments. The HP 54201A/D requires several adjustments to restore specified performance after some major repairs have been made. This section provides the necessary adjustment procedures.

Section 5, Replaceable Parts. This section contains ordering information and a list of all replaceable parts in the HP 54201A/D system.

**Section 6, Service.** This section contains disassembly and assembly procedures and documentation and procedures for isolation and replacement of faulty circuit boards.

Service Group 6A, Power Supply. This section contains block diagrams and component level theory, troubleshooting and schematic information necessary to service the HP 54201A/D power supply.

**Appendix A**, **Self Test Documentation.** This section contains an overview of how the HP 54201A/D self tests work and what portions of the HP 54201A/D circuitry they check.

### **1-3. INSTRUMENTS COVERED BY THIS MANUAL**

Attached to the instrument is a serial number sticker. The serial number is in the form 0000A00000. It is in two parts; the first four digits and the letter are the serial prefix and the last five digits are the suffix. The prefix is the same for all identical HP 54201A or HP 54201D instruments; the prefix only changes when a change is made to the instrument. The suffix, however, is assigned sequentially and is different for each instrument. The contents of this manual applies to instruments with serial number prefix(es) listed under SERIAL NUMBERS on the title page. The serial number is also displayed on the HP 54201A/D screen when the SYSTEM Peripherals menu is selected.

An instrument manufactured after the printing of this manual may have a serial number prefix not listed on the title page. This unlisted serial prefix indicates the instrument is different from those described in this manual. The manual for this newer instrument is accompanied by a yellow Manual Changes supplement. The supplement contains "change information" that explains how to adapt the manual to the newer instrument.

In addition to change information, the supplement may contain information for correcting errors in the manual. To keep this manual as current and accurate as possible, Hewlett-Packard recommends that you periodically request the latest Manual Changes supplement. The supplement is identified by the manual print date and part number, both of which appear on the manual title page. Complimentary copies of this supplement are available on request.

Shown on the title page is a microfiche part number. This number can be used to order 4 X 6 inch microfilm transparencies of this manual. Each microfiche contains up to 96 photoduplicates of the manual pages.

#### **1-4. DESCRIPTION**

The HP 54201A and HP 54201D Digitizing Oscilloscopes are dedicated, two-channel, simultaneous, waveform acquiring digital storage oscilloscopes with full HP-IB programmability, digitized waveform data output, and resident parametric waveform measurements.

The HP 54201A/D is a general purpose digitizing oscilloscope with 300 MHz repetitive bandwidth and a single-shot digital storage bandwidth of 50 MHz (200 megasamples/second) with infinite store time and waveform data output. It also provides parametric information about the analog characteristics of waveforms.

The HP 54201D has all the features of the HP 54201A with the addition of parallel and serial logic trigger qualification capabilities. The HP 54201D includes 3 pods, each containing 8 bit + 1 parity bit + clock organization.

The key features of the HP 54201A/D Digitizing Oscilloscopes are:

- 300 MHz repetitive bandwidth with ±200 ps time-interval accuracy.
- 200 megasamples/second sample rate, 50 MHz single-shot bandwidth using post capture data interpolation.
- · Capture two channels simultaneously.
- · Holdoff-by-events to trigger acquisition after a specified number of events.
- Pre-trigger viewing.
- All front panel controllable parameters can be programmed via HP-IB.
- Continuously updated automatic waveform parameter measurements with user-defined thresholds.
- Waveform math: Ch1+Ch2 and Ch1-Ch2.
- Set up aids such as automatic waverform scaling, ECL/TTL preset levels, and save/recall of front-panel setups.
- One button hardcopy to HP-IB printers and plotters.
- Digital logic trigger qualification (HP 54201D only).

#### **1-5. ACCESSORIES SUPPLIED**

The following accessories are supplied with the instruments:

HP 54201A/D: Two HP 10017A 10:1 divider probes. One BNC to probe tip adapter. One 2.3 meter (7.5 ft) power cord. One Operating and Programming Manual. One Service Manual.

HP 54201D (only): Three HP 10271A 10-bit State Data Probes.

#### **1-6. SPECIFICATIONS**

Instrument specifications are listed in table 1-1. These specifications are the performance standards or limits against which the instrument is tested.

### Table 1-1. Specifications

HP 54201A and I	HP 54201D 14	2			
VERTICAL (CHANN	EL 1 AND 2)				
Range: 40 mV to 1	6 V full-scale, d	alibrated with	two digit	resolution.	
Gain Accuracy: ±2°	% of full-scale.	3			
Analog to Digital Co	onversion (ADC	) Accuracy: ±	1.6% of f	uli-scale.	
Dc Offset Accuracy:	Channel Ra	inge	Off	set Accuracy	
	40 mV to 79 800 mV to 7			±1% of offset ±5 mV ±1% of offset ±100 mV	
Dc Offset Range/Re	solution: Chan	nel Range	Offse	t Range	Offset Resolution
		V to 790 mV nV to 16 V			1 mV 20 mV
Voltage Measureme	ent Accuracy (D	C):			
Single Cursor (X or	o): Gain Accur	acy + ADC Aco	curacy +	Offset Accura	асу
Dual Cursor (X to O	measurements o	on the same wav	eform): G	ain Accuracy	+ 2 * (ADC Accuracy)
Bandwidth (-3 dB):	Coupling	Real Time S	ampling	Repe	titive Sampling
	Dc Ac	Dc to 50 MH 10 Hz to 50		=	9 300 MHz z to 300 MHz
Transition Time (10% to 90%):Real Time Sampling: 7 ns(Calculated from: Bandwidth X Transition Time = 0.35)Repetitive Sampling: 1.2 ns					
Input Coupling: ac o	or dc.				
Input RC (Nominal): 1 MΩ shunted by approximately 10 pF (ac or dc) 50Ω dc					
Input Operating Ran	ge (dc + peak	ac): ±1 vertio	cal range	from center.	
Maximum Safe Input Voltage: 1 M $\Omega$ ac or dc: ±40 V (dc + peak ac) 50 $\Omega$ dc: 5 Vrms or ±40 V (dc + peak ac), whichever is less					

 Table 1-1. Specifications (continued)

TIME BASE (HORIZONTAL)						
Range (10 divisions, in a 1-2-5 sequence): Real Time Sampling: 50 ns to 10 s full-scale Repetitive Sampling: 10 ns to 20 $\mu$ s full-scale						
Time Base Accuracy (Single and Dual Cursors): Real time: ±2 ns or ±0.2% of time range, whichever is greater. <sup>4</sup> Repetitive Sampling: ±200 ps or ±0.2% of time range, whichever is greater. <sup>4</sup>						
DELAY (TIME OFFSET)						
Pre-Trigger Range:						
Sampling Mode Time Range			ge	Pre-Trigger Range		
Real T	Time	50 ns to 5 10 μs to 1		Up to 10 $\mu$ s Up to 2 screen diameters		
Repet	itive	10 ns to 2	ю <i>µ</i> s	Up to 2 screen diameters		
Post-Trigger Rar	nge: At least 200 so	creen dian	neters.			
Pre/Post-Trigger				(coarse) and 0.001 (fine) screen ficant digit, whichever is greater.		
TRIGGER (ANAL	.0G)					
Sources: Chann	nel 1, channel 2, or	External tr	igger input.			
	Channel 1, Channel 2 External Trigger					
Level Accuracy: (full scale)	cy: ±3% ±5 mV (40 mV to 790 mV) ±3% ±30 mV ±3% ±100 mV (800 mV to 16 V)			30 mV		
Sensitivity:	1/8 of full scale (dc to 250 MHz)			VP-P (dc to 250 MHz, 50 $\Omega$ coupled) (dc to 100 MHz, .2 M $\Omega$ <sup>5</sup> coupled)		
Range:	1.5 times full scale		±2 V			
Resolution:	Resolution: 0.02 times full scale		20 mV			
External Trigger Input:						
Input Coupling: Dc						
Input Resistance: 50 $\Omega$ or .2 M $\Omega$ <sup>5</sup>						
Maximum Safe Input Voltage: .2 M $\Omega$ dc: ±40 V (dc + peak ac) 50 $\Omega$ dc: 5 Vrms or ±40 V (dc + peak ac), whichever is less						
Input Operating Range: ±5 V (dc + peak ac)						

#### Table 1-1. Specifications (continued)

## HP 54201D (only) STATE TRIGGER MODE **Clock Repetition Rate:** Single Phase: 25 MHz maximum with single clock and single edge specified; 20 MHz maximum with any ORed combination of clocks and edges. Master-slave clock timing; master clock must follow slave clock by at least 10 Multiplexed: ns and precede next slave clock by 50 ns or more. Minimum Clock Pulse Width: 20 ns at threshold. Minimum Setup Time: 20 ns, the time data must be present prior to the clock transition. Minimum Hold Time: 0 seconds, the time data must be present after the clock transition. HP 10271A STATE PROBES Input RC: 100 k $\Omega$ ±2% shunted by approximately 5 pF at the probe body. Minimum Input: 600 mV p-p. Minimum Input Overdrive: 250 mV or 30% of input amplitude whichever is greater. Maximum Safe Input: ±40 V peak. Threshold Range: -9.9 V to +9.9 V in 100 mV increments. Threshold Accuracy: ±2.5% ±120 mV. Dynamic Range: ±10 V about threshold. Notes 1. Specifications apply after a 30 minute warm up period. 2. Real-time reconstruction uncertainty $\pm 1$ ns (applies to time ranges of 50 ns to 2 $\mu$ s). 3. Specifications apply within ±10° C of Auto-calibration temperature. 4. Dual cursor specifications apply for measurements made on the same or simultaneously acquired waveforms. 5. Provides 10:1, 1 M $\Omega$ input at HP 10017A or HP 10018A probe tip.

## **1-7. GENERAL CHARACTERISTICS**

Table 1-2 lists general characteristics, not specifications, but typical characteristics included as additional information for the user.

#### Table 1-2. General Characteristics

#### REAR-PANEL BNC OUTPUTS

One output BNC is located on the rear panel with TTL output levels. High is  $\geq 2 \text{ V}$  into  $50\Omega$ ; low is  $\leq 0.4 \text{ V}$  into  $50\Omega$ . This output maybe programmed from the front panel or remotely via HP-IB to provide the following output waveforms:

#### HP 54201A and HP 54201D

- Constant low
- Constant high
- 2.000 kHz probe compensation source (If used without 50Ω dc coupling, falling edge must be used for compensation)
- High on trigger
- High on frame complete
- High on acquisition complete

#### HP 54201D only

- Pulse on state sequence true
- High on state sequence true
- Pulse on state master clock

#### **POWER REQUIREMENTS**

Voltage: 115/230 Vac, -22% to +10%; 48 to 66 Hz.

Power: 275 W maximum.

#### ENVIRONMENTAL CONDITIONS

**Temperature:** Operating: 0 to +55°C (+32 to +131°F). Non-operating: -40 to +75°C (-40 to +167°F).

Humidity: Operating: Up to 90% relative humidity at +40°C (non-condensing).

Non-operating: Up to 95% relative humidity at +65°C.

Altitude: Operating: Up to 4600 meters (15 000 feet). Non-operating: Up to 15 300 meters (50 000 feet).

Vibration: Vibrated in three planes for 15 minutes each with 0.38 mm (0.015 inch) excursions at 5 to 55 Hz.

X-RAY EMISSION: Less than 0.05 mr/hr measured with Victorean Model 440RF/C.



#### WEIGHT

**HP 54201A:** net 11.4 kg (25 lbs); shipping 15.9 kg (35 lbs). **HP 54201D:** net 12.7 kg (28 lbs); shipping 21.8 kg (38 lbs).

#### **DIMENSIONS**

#### Notes:

- Dimensions are for general information only. If dimensions are required for building special enclosures, contact your HP field engineer.
- 2. Dimensions are in millimetres and (inches).



### **1-8. OPERATING CHARACTERISTICS**

Table 1-3 lists the Operating Characteristics, a summary of the HP 54201A/D operating capabilities.

Table 1-3. Operating Characteristics

#### HP 54201A and HP 54201D

#### DIGITIZER

#### **Digitizing Technique:**

Real-Time Digitizing: all data points are acquired on a single acquisition.

Random Repetitive Digitizing: data points are acquired on multiple acquisitions.

**Digitizing Rate:** 100 samples/second to 200 megasamples/second (determined by the time base range setting and acquisition mode).

**Resolution:** 6 bits; 1 part in 64; effective resolution may be increased up to 7 bits by using data filtering and averaging.

Acquisition Record Length: 1001 samples (1000 intervals).

#### CHANNEL 1 and 2 INPUTS (VERTICAL)

**Probe Factors:** 1:1, 2:1, 5:1, 10:1, 20:1, 50:1, or 100:1 probe attenuation factors may be entered to scale the voltages as seen by the probe tips.

Channel Isolation: 50 dB from dc to 50 MHz 40 dB from 50 MHz to 300 MHz with channels set to equal voltage ranges

#### TIMEBASE (HORIZONTAL)

Expand Mode: X and O cursors can be used to window an area of interest and expand it to full screen.

**Reference Location:** The reference point can be positioned at the left edge, center, or right edge of the display. The reference point is that point where the time is offset from the trigger point by the delay time.

·····		
TRIGGER (AN	VALOG)	
Level Range:		
Centered M	ode: Trigger level tracks the offset level of the internal trigger source selected (tracks either channel 1 or 2).	
Adjust Mod	e: Trigger level may be adjusted independently of the offset level, when an internal trigger source has been selected.	
Edge: Positiv	e or negative slope may be selected for any source.	
Holdoff-by-ev	ents: Range of events counter is from 1 to 59999 events. Maximum counting rate is 50 MHz. An event is defined as anything that satisfies the triggering conditions selected.	
DISPLAY		
Data Display I	Formats: One, two or four waveforms can be displayed at the same time. They can be live waveforms (Channel 1 or Channel 2) or stored waveforms (from waveform memories 0, 1, 2, or 3) in any combination.	
Display/Store	Modes:	
Normal:	The display is repetitively updated with each new waveform acquisition.	
Accumulate:	All successive waveform acquisitions are displayed until erased. Erasure modes are manual, slow (after 64 acquisitions) and fast (after 16 acquisitions).	
Envelope:	Provides a display of the running maximum and minimum voltage at each sample point for a repetitive input waveform.	
Average:	Provides a display of the average voltage at each sample point for 4, 16, 64, or 256 user defined waveform acquisitions. On each acquisition, 1/n times the new data is added to (n-1)/n of the previous value at each time coordinate. Operates in a continuous mode.	
Connect-the-d	lots: Provides a display of the sample points connected by straight lines.	
<b>Reference Lines:</b> Two horizontal reference lines may be defined and displayed for each graph. Reference lines may be positioned in terms of voltage or percent of waveform amplitude. When making automatic measurements, these lines indicate the upper and lower measurement thresholds.		
Graticules: Fu	ull grid or frame with tic marks.	

#### Table 1-3. Operating Characteristics (Continued)

#### MEASUREMENT AIDS

Automatic Measurements: The following waveform measurements can be performed automatically on real-time or stored waveforms. The standard measurement thresholds are the 10%, 50%, and 90% points of the waveform. In the User Defined mode; voltages, percentages, or ECL and TTL presets may be used to define the upper and lower thresholds. Measurements are continuously updated with each new acquisition.

Frequency	Duty Cycle
Period	Delay (average, max, min, and last)
Positive Pulse Width	Vamplitude
Negative Pulse Width	Vmaximum
Rise Time	Vminimum
Fall Time	Vrms

Waveform Math: Waveform subtraction (channel 1 – channel 2) and waveform addition (channel 1 + channel 2) may be selected as an acquisition mode.

**Cursors:** Two cursors (X and O) are provided for making voltage and time measurements on displayed waveforms. Both absolute and differntial values are provided. Dual cursor measurements can be made between two points on the same waveform or between two points on different waveforms.

Waveform Memories: Four memories are provided for waveform storage. All memories are non-volatile. Labels may be assigned to each memory.

#### SETUP AIDS

- Auto-Scale: Pressing the Auto-Scale key sets the vertical and horizontal ranges, offset level, and trigger level to display the input signals. Period, + pulse, - pulse, rising edge, or falling edge may be selected as the horizontal display criteria. Requires a duty cycle of >1%, frequency >50 Hz, and amplitude >20 mV peak. Vertical, horizontal, and trigger auto scaling functions may be selectively enabled or disabled.
- Presets: Scales the vertical range, offset and trigger level to predetermined values for displaying ECL or TTL waveforms.

Setup Memories: Four front panel setups (0 through 3) may be saved in non-volatile memory. Labels may be assigned to each setup.

#### Table 1-3. Operating Characteristics (Continued)

#### PROGRAMMABILITY

All instrument settings and operating modes including automatic waveform measurements may be remotely programmed via HP-IB (IEEE-488). HP-IB programming complies with the recommendations of IEEE Std. 728-1982, "Recommended Practice for Code and Format Conventions".

#### HARDCOPY OUTPUT

The CRT display, including menus, can be transferred directly to HP-GL compatible digital plotters and HP-IB raster graphics printers. The peripheral used must have listen-only mode.

#### HP 54201D (Only)

#### STATE TRIGGER MODES<sup>1</sup>

State Only: Triggers waveform acquisition immediately after the state sequence specification has been fulfilled.

State Arms Analog: Arms the analog trigger when the state sequence specification has been fulfilled.

#### ASSIGNMENT

#### State Modes:

- *Normal:* State patterns up to 27 channels wide may be defined as trigger qualification. Up to four unique state patterns can be qualified on in a user defined sequence.
- *Qualified:* State sequence search does not begin until after the qualify clock has occurred. The slave clock is defined as the qualify clock.
- *Missing Bit:* Predefines the last state in the sequence specification to detect a missing bit in a string of serial data and triggers the acquisition.
- *Extra Bit:* Predefines the last state in the sequence specification to detect an extra bit in a string of serial data and triggers the acquisition.
- **Clocks:** Three ORed clocks operate in a single-phase or two-phase demultiplexing mode. Clock edge is selectable as positive, negative, or both edges for each clock. Different edge selections may be made on the same clock if it is used in each phase of the multiplexed mode.
- Labeling: Up to eight different five-character labels may be designated for any combination of input lines for ease in setting specifications.

Table 1-3. Operating Characteristics (Continued)

SEQUENCE	
Resources:	Four user-defined terms (a,b,c, and d) plus the "not equal" of these terms (≠a, ≠b, ≠c, ≠d), Any State, or No State may be used in any combination. A term is the AND combination of bit patterns in each label. Each term can be the combination of up to eight user defined labels. Terms may be used as often as desired.
Trigger:	Up to four resource terms may be used in any sequence to establish the state trigger specification. The last term in the sequence may use up to four resource terms in an ORed or ANDed format.
Occurrence	: Occurrence of the last event in the sequence may be specified up to n = 59999.
Restart:	One to four resource terms may be used in an ORed condition for a sequence restart condition.
Notes	
1. State Trigg	ger Modes use HP 10271A probes for state inputs.

## **1-9. RECOMMENDED TEST EQUIPMENT**

Table 1-4 lists the equipment required to adjust, performance test, and troubleshoot the HP 54201A/D. Other equipment may be substituted if it meets or exceeds the critical specifications given in table 1-4.

INSTRUMENT	CRITICAL SPECIFICATIONS	RECOMMENDED MODEL	USE*	
Signature Multimeter	HP-IB controllable, with DVM Range: -50 V to +50 V DC Accuracy: 0.5%	HP 5005B	A,T	
Pulse Generator	Dual channel Repetition rate: 100 MHz Transition time: 1.3 ns, variable Amplitude: 5 volts Basic timing accuracy: ≤3%	HP 8161A Opt 020	P,A	
Signal Generator	Frequency: 100 kHz to 300 MHz Output Level Accuracy: ±1 dB	HP 8656B	P	
Power Meter	Accuracy: ±3% to 300 MHz (must match power sensor used)	HP 436A	Ρ	
Power Sensor		HP 8482A	Ρ	
Power Splitter	50Ω	HP 11667A	P	
Dc Power Supply	Range: ±100 mV to ±5 V Accuracy: ±0.1%	HP 6114A	Ρ	
Blocking capacitor	0.18 μF, 200V	HP 10240B	Р	
50Ω Terminator	Accuracy: ≤1%	HP 10100C	P,A	
Product Support Kit	No Substitute	HP Part No. 54200-69501	P,A,T	
Resistive Divider Kit	100:1 resistive divider	HP 10020A	А	
Adapter	BNC(f)-to-Dual banana	HP Part No. 1251-2277	Р	
Adapter	Type N(m)-to-BNC(f)	HP Part No. 1250-1476	Р	
Adapter	Type N(m)-to-BNC(m)	HP Part No. 1250-0082	Р	
Adapter	BNC(f)-to-BNC(f)	HP Part No. 1250-0080	P,A	
BNC Tee (Qty 2)	1 male, 2 female	HP Part No. 1250-0781	P,A	
BNC Cable (Qty 2)	9-inch	HP 10502A	P,A	
BNC Cable (Qty 4)	48-inch	HP 10503A	P,A	
Type N(m) Cable	24-inch	HP 11500B	Р	
* P=Performance Testing, A=Adjustments, T=Troubleshooting				

## Table 1-4. Recommended Test Equipment

ì

## SECTION 2 INSTALLATION

## 2-1. INTRODUCTION

This section contains the initial operation information for the HP 54201A/D. Included are power and grounding requirements, operating environment requirements, cleaning methods and storage and shipment requirements.

## 2-2. PREPARATION FOR USE

#### 2-3. Power Requirements

The HP 54201A/D requires a power source of either 115 or 230 VAC -22% to +10%; single phase, 48 to 66 Hz; 275 watts maximum.

CAUTION

The instrument may be damaged if the Line Voltage Select Switch is not properly set to match the input voltage.

### 2-4. Line Voltage Selection

Before turning ON the instrument verify that the Line Voltage Select Switch on the rear panel matches the input line voltage. The 6 Amp fuse installed satisfies both voltage settings of 115 and 230 VAC.

### 2-5. Power Cable

This instrument is equipped with a three-wire power cable. When connected to an appropriate AC power outlet, this cable grounds the instrument cabinet. The type of power cable plug shipped with the instrument depends on the country of destination. See figure 2-1 for option numbers of power cables and plug configurations available. Part numbers for each cable option are listed in the replaceable parts section of this manual.



Figure 2-1. Power Cord Configurations

### 2-6. OPERATING ENVIRONMENT

The operating environment is noted in table 1-2. Note should be made of the non-condensing humidity limitation. Condensation within the instrument can cause poor operation or malfunction. Protection should be provided against internal condensation.

The HP 54201A/D will operate to all specifications, within the temperature and humidity range given in table 1-2. However, reliability is enhanced by operating the instrument within the following ranges.

Recommended Temperature: +20 to +35°C (+68 to +95°F) Recommended Humidity: 20% to 80% non-condensing

High temperature/humidity combinations should be avoided.

#### 2-7. CLEANING REQUIREMENTS

When cleaning the HP 54201A/D, CAUTION must be exercised on which cleaning agents are used. USE MILD SOAP AND WATER. If a harsh soap or solvent is used, the water-base paint finish WILL BE damaged.

CAUTION

BE CAREFUL when cleaning the keyboard. Water can damage the keyboard circuitry if it seeps under the keys.

#### 2-8. STORAGE AND SHIPMENT

#### 2-9. Environment

The instrument may be stored or shipped in environments within the following limits:

 Temperature:
 -40°C to +75°C

 Humidity:
 Up to 90% at 65°C

 Altitude:
 Up to 15 300 metres (50 000 Feet)

The instrument should also be protected from temperature extremes which cause condensation within the instrument. Condensation within the instrument may cause malfunction if the instrument is operated under these conditions.

#### 2-10. Packaging

**2-11. TAGGING FOR SERVICE.** If the instrument is to be shipped to a Hewlett-Packard office for service or repair, attach a tag showing owner (with address), complete instrument serial number, and a description of the service required.

**2-12. ORIGINAL PACKAGING.** If the original packing material is not available or is unserviceable, material identical to those used in factory packaging are available through Hewlett-Packard offices. If the instrument is to be shipped to a Hewlett-Packard office for servicing, attach a tag showing owner (with address), model number, complete instrument serial number, and a description of the service required. Mark the container FRAGILE to ensure careful handling. In any correspondence, refer to the instrument by model number and serial number.

**2-13. OTHER PACKAGING.** The following general instructions should be used for repacking with commercially available materials.

- a. Wrap instrument in heavy paper or plastic.
- b. Use a strong shipping container. A double-wall carton made of 350 lb. test material is adequate.
- c. Use a layer of shock-absorbing material 70 to 100 mm (3 to 4 inch) thick around all sides of the instrument to provide firm cushioning and prevent movement inside the container. Protect control panel with cardboard.
- d. Seal shipping container securely.
- e. Mark shipping container FRAGILE to ensure careful handling.
- f. In any correspondence, refer to instrument by model number and full serial number.

 $\mathcal{I}$ .

## SECTION 3 PERFORMANCE TESTS

## **3-1. INTRODUCTION**

This section describes the HP 54201A/D Self Tests and Performance Test Procedures. The Self Tests, resident in ROM, are a series of tests that confirm proper function of the mainframe hardware and firmware. While the Self Tests provide the user with a confidence level of greater than 90%, it does not verify the critical specifications given in table 1-1 of Section 1. The Performance Tests test for complete instrument compliance to these critical specifications.

## 3-2. EQUIPMENT REQUIRED

The only equipment required for the Self Test is a standard BNC cable, 1 meter in length. The equipment required to perform the Performance Tests is listed in table 3-1. Other equipment may be substituted if it meets or exceeds the critical specifications listed in table 3-1.

## 3-3. TEST RECORD

Results of performance tests may be tabulated on the Performance Test Record (table 3-2) at the end of this section. The Test Record lists all of the tested specifications and their acceptable limits. The results recorded at incoming inspection can be used for comparison in periodic maintenance and troubleshooting and after repairs or adjustments.

#### Note

Allow instrument to warm up for at least 30 minutes prior to beginning performance tests.

## 3-4. RECOMMENDED TEST EQUIPMENT

Table 3-1 lists the equipment required to performance test the HP 54201A/D. Other equipment may be substituted if it meets or exceeds the critical specifications given in table 3-1.

INSTRUMENT	CRITICAL SPECIFICATIONS	RECOMMENDED MODEL
Pulse Generator	Dual channel Repetition rate: 100 MHz Transition time: 1.3 ns, variable Amplitude: 5 volts Basic timing accuracy: ≤3%	HP 8161A Opt 020
Signal Generator	Frequency: 100 kHZ to 300 MHz Output level accuracy: ±1 dB	HP 8656B
Power Meter	Accuracy: ±3% to 300 MHz (must match power sensor used)	HP 436A
Power Sensor		HP 8482A
Power Splitter	50Ω, dc to 300 MHz	HP 11667A
Dc Power Supply	Range: ±100 mV to ±5 V Accuracy: ±0.1%	HP 6114A
Blocking capacitor	0.18 μF, 200V	HP 10240B
50Ω Terminator	Accuracy: ≤1%	HP 10100C
Product Support Kit	No Substitute	HP Part No. 54200-69501
Adapter	BNC(f)-to-Dual banana	HP Part No. 1251-2277
Adapter	Type N(m)-to-BNC(f)	HP Part No. 1250-1476
Adapter	Type N(m)-to-BNC(m)	HP Part No. 1250-0082
Adapter	BNC(f)-to-BNC(f)	HP Part No. 1250-0080
BNC Tee (Qty 2)	1 male, 2 female	HP Part No. 1250-0781
BNC Cable (Qty 2)	9-inch	HP 10502A
BNC Cable (Qty 4)	48-inch	HP 10503A
Type N(m) Cable	24-inch	HP 11500B

Table 3-1. Recommended Test Equipment

## 3-5. SELF TEST FUNCTIONAL VERIFICATION

The Self Tests, resident in ROM, are a series of tests that confirm proper function of the mainframe hardware and firmware. While the Self Tests provide the user with a confidence level of greater than 90%, they do not verify the critical specifications given in table 1-1 of Section 1. Perform the Performance Tests for complete instrument compliance to these critical specifications.

To execute the self tests, press the SYSTEM menu key, then press the NEXT/PREV key until the Test & Service menu is displayed as shown below. Using the Field arrow keys, move the blinking cursor to the Execute Selftest field. Enter either 0, 1, or 2 and follow the instructions displayed on screen. An audible beep will be heard when each self test has been completed.

A failure of a self test should be followed by resident SYSTEM menu calibration routines 0, 5, and 6 (in this order). The self tests should then be re-selected to check whether the self-calibration routines corrected the error. Repeated failure of a self-test, or failure of a self-calibration routine may dictate the need of a particular hardware adjustment.

System Specification	Status:	Acquired Frame 01181 TALK ONLY
Execute Selftest 📕		
0 : CPU/Memory 1 : Acquisition/Trigger 2 : Input		
Execute Service		
0 : Time Null 1 : Ext Trigger Null 2 : Ext Trigger Hysteresis 3 : Hardware Service		

Figure 3-1. SYSTEM Self Tests Menu

#### **PERFORMANCE TESTS**

After the instrument has warmed up at least 30 minutes, perform a key-down power-up reset. This will preset the HP 54201A/D to a predetermined condition and clear the display memory. Hold any front panel key down while applying power to the instrument. Hold the key down long enough for the power-up tune to be completed.

#### 3-6. DC OFFSET ACCURACY TEST

**Specification:** 

Channel Range

#### **Offset Accuracy**

40 mV to 790 mV	±1% of offset ±5 mV
800 mV to 16 V	±1% of offset ±100 mV

#### **Equipment Required:**

DC Supply		HP 6114A
BNC(f)-to-Dual Banana Adapter H	IP Part No.	1251-2277

#### Procedure:

- 1. Configure STATUS Configuration menu as shown in figure 3-2.
- 2. Connect the output of the DC Supply to Channel 1 input of the HP 54201A/D.
- 3. Apply +1.00 V from DC Supply to Channel 1 input.
- 4. Press the DISPLAY menu key and select one graph with Channel 1 displayed.
- 5. The display should appear similar to figure 3-3.
- 6. Select the Vmin and Vmax measurements for Channel 1 on the HP 54201A/D. The limits are 0.98 V and 1.02 V.
- 7. Apply -1.00 V from the DC Supply to Channel 1 input.
- 8. Set HP 54201A/D Channel 1 offset to -1.00 V.
- 9. The limits of Vmin and Vmax for Channel 1 are -0.98 V and -1.02 V.
- 10. Set HP 54201A/D Channel 1 voltage range to 800 mV.
- 11. The limits of Vmin and Vmax for Channel 1 are -0.89 V and -1.11 V.
- 12. Apply +1.00 V from the DC Supply to Channel 1 input.
- 13. Set HP 54201A/D Channel 1 offset to +1.00 V.
- 14. Limits of Vmin and Vmax for Channel 1 are 0.89 V and 1.11 V.
- 15. Repeat steps 3 through 14 substituting Channel 2 for Channel 1.



Figure 3-2. STATUS Configuration Menu

		Status:	Acquired Frame TALK O V max 11 = 999 V min 11 = 998	NLY
Graph 🚺 1	5.00 mV/div	1.00 V	100 ns/div	100.0 n:
1: [Chan 1 ]				
			<u></u>	
	ļ 	- <u></u>	·	

Figure 3-3. DISPLAY Waveform

#### 3-7. VOLTAGE MEASUREMENT ACCURACY TEST Single Cursor (X or O)

#### **Specification:**

Gain Accuracy	+ ADC Accuracy	+ Offset Accuracy
= (±2% of full scale)	+ (±1.6% of full scale)	<ul> <li>+ (±1% of offset ±5 mV) 40 mV to 790 mV range</li> <li>(±1% of offset ±100 mV) 800 mV to 16 V range</li> </ul>

#### **Equipment Required:**

DC Supply ...... HP 6114A BNC(f)-to-Dual Banana Adapter ..... HP Part No. 1251-2277

#### Procedure:

- 1. Configure STATUS Configuration menu as shown in figure 3-4.
- 2. Connect the output of the DC Supply to Channel 1 input of the HP 54201A/D.
- 3. Apply +100 mV from DC Supply to Channel 1 input.
- 4. Press the DISPLAY menu key and select one graph with Channel 1 displayed.
- 5. The display should appear similar to figure 3-5.
- 6. Display the cursor values by pressing the VALUES key on the 54201A/D. The limits of Vx are 84 mV to 116 mV.
- 7. Apply -100 mV from DC supply to Channel 1 input.
- 8. Limits of Vx are -84 mV to -116 mV.
- 9. Apply -5.00 V from DC Supply to Channel 1 input.
- 10. Set HP 54201A/D Channel 1 voltage range to 16 V.
- 11. Limits of Vx are -4.32 V to -5.68 V.
- 12. Apply +5.00 V from DC Supply to Channel 1 input.
- 13. Limits of Vx are 4.32 V to 5.68 V.
- 14. Repeat steps 2 through 13 substituting Channel 2 for Channel 1.



Figure 3-4. STATUS Configuration Menu





## 3-8. BANDWIDTH (-3dB) TEST

**Specification:** 

Coupling	Real Time Sampling	Repetitive Sampling
Dc	Dc to 50 MHz	Dc to 300 MHz
Ac	10 Hz to 50 MHz	10 Hz to 300 MHz

#### **Equipment Required:**

Signal Generator	HP 8656B
Power Meter	
Power Sensor	HP 8482A
50Ω Power Splitter	HP 11667A
Type N(m) Cable, 24-inch	HP 11500B
Type N(m)-to-BNC(m) Adapter HP Part No.	

#### Note

Ensure that Power Meter has been zeroed and calibrated to match Power Sensor.

#### Procedure:

#### **Real Time**

- 1. Configure STATUS Configuration menu as shown in figure 3-6.
- 2. Configure test equipment as shown in figure 3-7.
- 3. Set Signal Generator sinewave output to 200 kHz, 0.5 V amplitude.
- 4. Set Power Meter Cal Factor % to 200 kHz value from cal chart, then press dB[REF] to set a 0 dB reference.
- 5. Put the HP 54201A/D O cursor on maximum peak of displayed waveform and put X cursor on minimum peak of displayed waveform. Record this Vo-x voltage number.
- 6. Change frequency of Signal Generator to 50 MHz and change Cal Factor % on Power Meter to the 50 MHz value from cal chart.
- 7. Change Timebase Range of HP 54201A/D to 200 ns Real Time.
- 8. Put O cursor on maximum peak of waveform and X cursor on minimum peak of waveform.
- Adjust amplitude of Signal Generator so that Vo-x has same reading as the number recorded in step 5. Step 8 may need to be repeated to keep the cursors at the waveform peaks. The Power Meter reading must be ≤3 dB.
- 10. Repeat steps 1 through 9 for Channel 2, specifying Channel 2 as the trigger source.



Figure 3-6. STATUS Configuration Menu



Figure 3-7. Bandwidth Test Connections.
### **Repetitive**

- 11. Change frequency of Signal Generator to 200 kHz, 0.5 V amplitude.
- 12. Change Timebase Range of HP 54201A/D to 10  $\mu$ s Repetitive mode.
- 13. Set Power Meter Cal Factor % to 200 kHz value from cal chart, then press dB[REF] to set a 0 dB reference.
- 14. Put the HP 54201A/D O cursor on maximum peak of displayed waveform and put X cursor on minimum peak of displayed waveform. Record this Vo-x voltage number.
- 15. Change frequency of Signal Generator to 300 MHz and change Cal Factor % on Power Meter to the 300 MHz value from cal chart.
- 16. Change Timebase Range of HP 54201A/D to 10 ns.
- 17. Put O cursor on maximum peak of waveform and X cursor on minimum peak of waveform.
- 18. Adjust amplitude of Signal Generator so that Vo-x has same reading as the number recorded in step 14. Step 17 may need to be repeated to keep the cursors at the waveform peaks. The Power Meter reading must be ≤3 dB.
- 19. Repeat steps 11 through 18 for Channel 1, specifying Channel 1 as the trigger source.

### 3-9. TIME MEASUREMENT ACCURACY TEST (DUAL CURSORS)

**Specification:** Real Time Sampling:  $\pm 2$  ns or  $\pm 0.2\%$  of time range, whichever is greater. Repetitive Sampling:  $\pm 200$  ps or  $\pm 0.2\%$  of time range, whichever is greater.

#### **Equipment Required:**

Signal Generator	HP 8656B
Type N(m)-to-BNC(f) Adapter HP Part N	lo. 1250-1476

- 1. Set the output of Signal Generator to 2.5 MHz, 500 mV amplitude.
- 2. Configure STATUS Configuration menu as shown in figure 3-8.
- 3. Connect a BNC cable from the RF output of the Signal Generator to Channel 1 input of the HP 54201A/D.
- 4. Press the VALUES key to display cursor values.
- 5. Position the X cursor approximately halfway up the first rising slope, and position the O cursor on the second rising slope such that Vo-x is as small a value as possible. The display should appear similar to figure 3-9.
- 6. Read the Cursor O-X time value on the display. The limits of Cursor O-X time are 398 ns and 402 ns.
- 7. Change the frequency of the Signal Generator to 250 MHz.
- 8. Change the 54201A/D time range to 10 ns, and set Data Filter in DISPLAY menu to OFF.
- 9. Position the X cursor approximately halfway up the first rising slope, and position the O cursor on the second rising slope such that Vo-x is as small a value as possible.
- 10. Read the Cursor O-X time value on the display. The limits of Cursor O-X time are 3.8 ns and 4.2 ns.

Status [Configuration]	Status: No Trigger Found TALK ONLY Setup Label <b>Discussion</b>
Channel [Dual] Input 1 Inp Range 1.6 V 1.6 Offset 0.000 V 0.00 Probe [1:1][[1: Coupling [dc][50 n][dc] Store Mode [Ave][4][[Ave] Auto Scale [Enabled]][Ena Label	00 V Range <u>1.00 μs</u> 1 ] Acquire [Real Time [50 Ω] Delay 0.00000 s [ 4 ] Reference [ Center
Trigger	* Refer to State Trigger Menus for Assignment and Sequence
Analog Source [ Chan 1 ] [+ S Level [Centered] 0.0 Probe [ 1:1 ]	lope ] Auto Scale <mark>[Enabled]</mark> V On Event <b>20001</b> Coupling [dc ][50 Ω

Figure 3-8. STATUS Configuration Menu



Figure 3-9. DISPLAY Waveform

### 3-10. TRIGGER (ANALOG) LEVEL ACCURACY TEST

**Specification:** 

Channel 1, Channel 2 Trigger

 $\pm 3\%$  of channel range  $\pm 5$  mV (40 mV to 790 mV channel range)  $\pm 3\%$  of channel range  $\pm 100$  mV (800 mV to 16 V channel range)

### Equipment Required:

Pulse Generator	HP 8161A
BNC Tee	HP Part No. 1250-0781
BNC Cable, 9-inch (Qty 2)	HP 10502A
BNC Cable, 48-inch	HP 10503A
BNC(f)-to-BNC(f) Adapter	HP Part No. 1250-0080

**Equipment Setup:** 

HP 8161A

Period (PER):

10 *µ*s

	A Output	<u>B Output</u>
Width (WID):	5 µs	5 µs
Leading Edge (LEE):	2.49 μs	2.49 μs
Trailing Edge (TRE):	2.49 µs	2.49 μs
High Level (HIL):	+1.5 V	+1.5 V
Low Level (LOL):	-1.5 V	-1.5 V
Delay (DEL):	0.00 ns	0.00 ns
Output mode:	Enable	Disable

- 1. Configure STATUS Configuration menu as shown in figure 3-10.
- 2. Connect a BNC cable from the A output of Pulse Generator to Channel 1 input of HP 54201A/D.
- 3. Press DISPLAY menu key and select one graph with Channel 1 displayed. The waveform should appear similar to figure 3-11.
- 4. Move the X cursor to the position where Tx is equal to 0.
- 5. Limits of Vx are 283 mV and 317 mV.
- 6. Change HP 54201A/D Channel 1 offset to -300 mV and trigger slope to negative.
- 7. With the X cursor at the position where Tx = 0, the limits of Vx are -283 mV and -317 mV.
- 8. Change HP 54201A/D Channel 1 voltage range to 800 mV.
- 9. With the X cursor at the position where Tx is equal to 0, the limits of Vx are -176 mV and -424 mV.
- 10. Change HP 54201A/D Channel 1 offset to 300 mV and trigger slope to positive.
- 11. With the X cursor at the position where Tx = 0, the limits of Vx are 176 mV and 424 mV.
- 12. Repeat steps 2 through 11 for Channel 2, specifying Channel 2 as the trigger source.

	Setup La	้	ame 00017 K ONLY
Range 400 mV 4 Offset 300.0 mV 3 Probe [ 1:1 ] [ Coupling [dc][1 Mn] [do Store Mode [Ave] [ 4 ] [Av	Input 2 00 mV 00.0 mV 1:1 ]	imebase Sampling @ Mode Range Acquire Delay Reference Auto Scale	200 MHz [ Trig'd ] 200 ns [Real Time 0.00000 s [ Center [ Period
rigger Mode [ Analog Only ]		to State Tr ssignment ar	igger Menus d Sequence
	+ Slope ] 300 mV	Auto Scale On Event Coupling	[ Enabled 00001 [dc ] [1 Mn

Figure 3-10. STATUS Configuration Menu



Figure 3-11. DISPLAY Waveform

## 3-11. TRIGGER SENSITIVITY TEST

Specification: Internal: 1/8 of full scale.

External: 100 mVP-P (dc to 250 MHz, 50Ω coupled) 1 VP-P (dc to 100 MHz, .2 MΩ coupled)

### **Equipment Required:**

Pulse Generator	HP 8161A
Signal Generator	НР 8656В
Power Meter	HP 436A
Power Sensor	HP 8482A
Power Splitter	HP 11667A
50Ω Terminator	HP 10100C
BNC Cable, 9-inch	HP 10502A
BNC Cable, 48-inch	HP 10503A
Type N(m)-to-BNC(f) Adapter	HP Part No. 1250-1476
Type N(m)-to-BNC(m) Adapter	HP Part No. 1250-0082
Type N(m) Cable, 24-inch	HP 11500B

#### **Equipment Setup:**

HP 8161A

Period (PER):

1 ms

	A Output	B Output
Width (WID):	500 μs	500 μs
Leading Edge (LEE):	249 µs	1 ns
Trailing Edge (TRE):	249 µs	1 ns
High Level (HIL):	+2.5 V	+2.5 V
Low Level (LOL):	-2.5 V	-2.5 V
Delay (DEL):	0.00 ns	0.00 ns
Output mode:	Enable	Disable

#### **Procedure:**

#### Internal Trigger

- 1. Configure STATUS Configuration menu as shown in figure 3-12.
- 2. Connect 48-inch BNC cable from the A output of Pulse Generator to Channel 1 input of the HP 54201A/D.
- 3. Display Channel 1. The triggered waveform should appear similar to figure 3-13.
- 4. Move the X cursor to the Tx = 0.0 s position.
- 5. Note the value of Vx.
- 6. Change the trigger slope to [-slope] and note the value of Vx.



Figure 3-12. STATUS Configuration Menu



Figure 3-13. DISPLAY Waveform

- 7. The difference in the Vx value { Vx[+slope] minus Vx[-slope] } should be no more than 2V.
- 8. Repeat steps 1 through 7 for Channel 2, specifying Channel 2 as the trigger source.
- 9. Disconnect Pulse Generator from HP 54201A/D.

#### External Trigger

10. Configure STATUS Configuration menu as shown in figure 3-14.

#### Note

Ensure that Power Meter has been zeroed and calibrated to match Power Sensor.

- 11. Connect test equipment as shown in figure 3-15, except without the  $50\Omega$  terminator.
- 12. Set Signal Generator sinewave output to 250 MHz, 70 mV amplitude.
- 13. Set Power Meter Cal Factor % to 250 MHz value from cal chart.
- 14. Adjust Signal Generator output for a reading of 25  $\mu$ W on Power Meter (25  $\mu$ W into 50 $\Omega$  provides 100 mVP-P).
- 15. Disconnect Power Sensor from Power Splitter and connect that port of Power Splitter to Channel 1 input of HP 54201A/D using the Type N(m)-to-BNC(f) adapter and the 9-inch BNC cable.
- 16. Display Channel 1 and verify that a stable sine wave is displayed.
- 17. Configure STATUS Configuration menu as shown in figure 3-16.
- 18. Connect test equipment as shown in figure 3-15.
- 19. Set Signal Generator output to 100 MHz, 700 mV amplitude.
- 20. Set Power Meter Cal Factor % to 100 MHz value from cal chart.
- 21. Adjust Signal Generator output for a reading of 2.5 mW on Power Meter (2.5 mW into 50Ω provides 1 VP-P).
- 22. Repeat steps 15 and 16 to verify triggering.



Figure 3-14. STATUS Configuration Menu



Figure 3-15. External Trigger Sensitivity Test Connections.



Figure 3-16. STATUS Configuration Menu

## 3-12. MINIMUM SETUP TIME TEST (HP 54201D Only)

Specifications: 20 ns, The time data must be present prior to the clock transition.

### **Equipment Required:**

Pulse Generator	HP 8161A Opt. 020
Product Support Kit	
BNC Tee (Qty 2)	
BNC Cable, 9-inch (Qty 2)	
BNC Cable, 48-inch (Qty 3)	
Equipment Setup:	

### HP 8161A

Ext Slo	pe:
Period	(PER):

Pos 200 ns

	<u>A Output</u>	<u>B Output</u>
Width (WID):	100 ns	50 ns
Leading Edge (LEE):	1.3 ns	1.3 ns
Trailing Edge (TRE):	1.3 ns	1.3 ns
High Level (HIL):	+4 V	+4 V
Low Level (LOL):	0 V	0 V
Delay (DEL):	75 ns	0.00 ns
Output mode:	Enable	Enable

- 1. Configure the STATUS Configuration menu as shown in figure 3-17.
- 2. Configure the STATUS Measurement menu as shown in figure 3-18.
- 3. In the SYSTEM Peripherals menu select Rear Panel BNC: [Pulse On State Sequence True].
- 4. Configure the TRIGGER State / Define [Assignment] menu as shown in figure 3-19. Use the INSERT key to insert new line for POD1 and POD2.
- 5. Configure the TRIGGER State / Define [Sequence] menu as shown in figure 3-20.
- 6. Connect POD 0 to the State Board Test fixture, HP Part No 54200-63801 (part of Product Support Kit).
- 7. Connect a BNC tee to the BNC labeled "CLOCK" on the State Board Test fixture.
- 8. Connect a BNC cable from the "B" output of the pulse generator to the "CLOCK" BNC tee, and a short BNC cable from the "CLOCK" BNC tee to the Channel 2 input of the HP 54201D.
- 9. Connect a BNC tee to the BNC labeled "DATA" on the State Board Test fixture.
- 10. Connect a BNC cable from the "A" output of the pulse generator to the "DATA" BNC tee, and a short BNC cable from the "DATA" BNC tee to the Channel 1 input of the HP 54201D.

- 11. Connect a BNC cable from the rear panel BNC of the HP 54201D to the front panel EXT TRIG input of the HP 54201D.
- 12. Configure the display as shown in figure 3-21. Observe the waveforms displayed. They should appear similar to those shown in figure 3-21. If not, repeat steps 1 through 11.
- 13. Exchange the BNC cables connected to Channel 2 and External Trigger inputs. The display should appear similar to figure 3-22.
- 14. While observing the pulses displayed on Channel 2, increment the pulse generator output "A" delay in 1 ns steps until the pulses on Channel 2 display disappear.
- 15. Now decrement the delay in 1 ns steps until the pulses reappear on that channel.
- 16. Exchange the BNC cables conencted to Channel 2 and External Trigger inputs. The display should appear similar to figure 3-21.
- 17. Select the DELAY measurement on the HP 54201D and set to "Delay 1 to 2". The DELAY measurement should read ≤20 ns.
- 18. Change the output "A" delay of the pulse generator to 75 ns.
- 19. Reconfigure the TRIGGER State/Define [Sequence] menu in figure 3-20 with "Occurrences of [b]".
- 20. Connect POD 1 to the State Board Test fixture and repeat steps 12 through 17 for POD 1.
- 21. Change the output "A" delay of the pulse generator to 75 ns.
- 22. Reconfigure the TRIGGER State/Define [Sequence] menu in figure 3-20 with "Occurrences of [ c ]".
- 23. Connect POD 2 to the State Board Test fixture and repeat steps 12 through 17 for POD 2.



Figure 3-17. STATUS Configuration Menu

Status <mark>I Measure</mark>	ement ]Status: No Trigger Found
Mode <mark>IUser De</mark> t	TALK ONLY
Thresholds:	Graph 1 Graph 2 Graph 3 Graph 4
Specify as	[Percent] [Percent] [Percent]
Upper	90 % 90 % 96 % 90 %
Middle	50 % 50 % 50 % 50 %
Lower	10 % 10 % 10 %
Freq = Period = + Width = - Width = Rise = Fall =	An Edge (1,↓) MUST Cross Both Upper and Lower 1 / Period △T, First 1 Middle to Next Like Edge △T, First 1 Middle to Next ↓ Middle △T, First ↓ Middle to Next 1 Middle △T, First 1 Lower to Upper △T, First ↓ Upper to Lower
Delay = V ampl = V max = V min =	+ Width / Period ΔT, First [J] [Middle] to First [1] [Middle] ΔV, 100 % - 0 % Using Histogram Absolute Maximum Voltage Absolute Minimum Voltage Root Mean Square Voltage Over 1 Period

Figure 3-18. STATUS Measurement Menu

Trigger [ State ] Define [Assignment]	Status: No Trigger Found TALK ONLY Trigger Mode C State Only
State Mode ( Normai ) Multiplexing ( Off ) Label Pol POJØ (+) POJ1 (+) POJ2 (+)	Clock JKL Pod 2 Pod 1 Pod 0 [+] 2.0V [+] 2.0V [+] 2.0V 80 80 [

Figure 3-19. TRIGGER State / Define [Assignment] Menu

Trigger [ State ]	_Status: No Trigger Found TALK ONLY
Define [ Sequence ]	Trigger Mode [ State Only
In Sequence, find 00001 Occurrences of [a] then Trigger Acquisition	[or ] Trigger Teri
Sequence Restart on no state	
Label> POD0 POD1 POD2	
Base > (HEX) (HEX)	
a. 000 XXX XXX b XXX 000 XXX c XXX XXX 000 d XXX XXX XXX	

Figure 3-20. TRIGGER State / Define [Sequence] Menu





Figure 3-21. Display Configuration and Minimum Setup Time Test Waveforms



Figure 3-22. Minimum Setup Time Waveforms

### 3-13. MINIMUM HOLD TIME TEST (HP 54201D Only)

Specifications: 0 seconds, the time data must be present after the clock transition.

#### Equipment Required:

Pulse Generator	HP 8161A Opt. 020
Product Support Kit	
BNC Tee (Qty 2)	
BNC Cable, 9-inch (Qty 2)	
BNC Cable, 48-inch (Qty 3)	HP 10503A

#### Equipment Setup:

HP 8161A

Ext Slope:	Pos
Period (PER):	200 ns

A Output	B Output
100 ns	50 ns
1.3 ns	1.3 ns
1.3 ns	1.3 ns
+4 V	+4 V
0 V	0 V
105 ns	0.00 ns
Enable	Enable
	100 ns 1.3 ns 1.3 ns +4 V 0 V 105 ns

- 1. Configure the STATUS Configuration menu as shown in figure 3-23.
- 2. Configure the STATUS Measurement menu as shown in figure 3-24.
- 3. In the SYSTEM Peripherals menu select Rear Panel BNC: [Pulse On State Sequence True].
- 4. Configure the TRIGGER State / Define [Assignment] menu as shown in figure 3-25.
- 5. Configure the TRIGGER State / Define [Sequence] menu as shown in figure 3-26.
- Connect POD 0 to the State Board Test fixture, HP Part No. 54200-63801 (part of Product Support Kit).
- 7. Connect a BNC tee to the BNC labeled "CLOCK" on the State Board Test fixture.
- Connect a BNC cable from the "B" output of the pulse generator to the "CLOCK" BNC tee, and a short BNC cable from the "CLOCK" BNC tee to the Channel 2 input of the HP 54201D.
- 9. Connect a BNC tee to the BNC labeled "DATA" on the State Board Test fixture.
- 10. Connect a BNC cable from the "A" output of the pulse generator to the "DATA" BNC tee, and a short BNC cable from the "DATA" BNC tee to the Channel 1 input of the HP 54201D.

- 11. Connect a BNC cable from the rear panel BNC of the HP 54201D to the front panel EXT TRIG input of the HP 54201D.
- 12. Configure the display as shown in figure 3-27. Observe the waveforms displayed. They should appear similar to those shown in figure 3-27. If not, repeat steps 1 through 11.
- 13. Exchange the BNC cables connected to Channel 2 and External Trigger inputs. The display should appear similar to figure 3-28.
- 14. While observing the pulses displayed on Channel 2, decrement the pulse generator output "A" delay in 1 ns steps until the pulses on Channel 2 display disappear.
- 15. Now increment the delay in 1 ns steps until the pulses reappear on that channel.
- 16. Exchange the BNC cables connected to Channel 2 and External Trigger inputs. The display should appear similar to figure 3-27.
- 17. Select the DELAY measurement on the HP 54201D and set to "Delay 2 to 1". The DELAY measurement should read ≤0 ns.
- 18. Change the output "A" delay of the pulse generator to 105 ns.
- 19. Reconfigure the TRIGGER State/Define [Sequence] menu in figure 3-26 with "Occurrences of [b]".
- 20. Connect POD 1 to the State Board Test fixture and repeat steps 12 through 17 for POD 1.
- 21. Change the output "A" delay of the pulse generator to 105 ns.
- 22. Reconfigure the STATE Sequence menu in figure 3-26 with "Occurrences of [ c ]".
- 23. Connect POD 2 to the State Board Test fixture and repeat steps 12 through 17 for POD 2.

	Setup L	: No Trigger Found TALK ONLY _abel
Channel []ual ] Input 1 Range 6.0 V Offset 2.000 V Probe [ 1:1 ] Coupling [dc ] [50 A] Store Mode [ Normal ] Auto Scale [ Enabled ] Label	Input 2 6.0 V 2.000 V [ 1:1 ] [dc ] [50 Ω] [ Normal ] [ Enabled ]	Timebase 200 MHz Sampling @ 200 MHz Mode [ Auto ] Range 500 ns Acquire [Real Time Delay 0.00000 s Reference [ Center Auto Scale [ Period
Trigger Mode [ State Only :		to State Trigger Menus Assignment and Sequence
Analog Source [External] Level 1.000 V Frobe [ 1:1		Auto Scale <mark>( Enabled</mark> On Event <b>00001</b> Coupling [dc ] <mark>(50</mark> 9

Figure 3-23. STATUS Configuration Menu

Status <mark>( Measure</mark> Mode <mark>(User De</mark>	ement ]Status: No Trigger Found TALK ONLY
Snecifu as	Graph 1 Graph 2 Graph 3 Graph 4 [Percent] [Percent] [Percent] 90 % 96 % 96 % 50 % 50 % 50 % 50 % 10 % 10 % 10 % 10 %
Freq = Period = + Width = - Width = Rise = Fall = Duty = V ampl = V max = V min =	An Edge (↑,↓) MUST Cross Both Upper and Lower 1 / Period △T, First ↓ Middle to Next Like Edge △T, First ↓ Middle to Next ↓ Middle △T, First ↓ Middle to Next ↑ Middle △T, First ↓ Lower to Upper △T, First ↓ Upper to Lower + Width / Period △T, First ↓ Upper to Lower + Width / Period △T, First ↓ INIGGLE to First ↓↓ Middle △Y, 100 % - 0 % Using Histogram Absolute Maximum Voltage Root Mean Square Voltage Over 1 Period

Figure 3-24. STATUS Measurement Menu



Figure 3-25. TRIGGER State / Define [Assignment] Menu

Trigger [ State ] Define [ Sequence ]	_Status: No Trigger Found TALK ONLY Trigger Mode [ State Only
In Sequence, find 00001 Occurrences of [ a ]	[or ] Trigger Teri
then Trigger Acquisition Sequence Restart on no state	
Label> POD0 POD1 POD2	
Base > [HEX] [HEX] [HEX] a 1FE XXX XXX b XXX 1FE XXX	
c XXX 1FF d XXX XXX XXX	

Figure 3-26. TRIGGER State / Define [Sequence] Menu



Figure 3-27. Display Configuration and Minimum Hold Time Test Waveforms



Figure 3-28. Minimum Hold Time Test Waveform

## 3-14. MINIMUM CLOCK PULSE WIDTH TEST (HP 54201D Only)

Specifications: 20 ns at threshold.

### **Equipment Required:**

Pulse Generator	HP 8161A Opt. 020
Product Support Kit	
BNC Tee	
BNC Cable, 9-inch	HP 10502A
BNC Cable, 48-inch (Qty 2)	

#### **Equipment Setup:**

#### HP 8161A

Period (PER):	200 ns	
Width (WID):	<u>A Output</u> 25 ns	<u>B Output</u> 25 ns
Leading Edge (LEE):	1.3 ns	1.3 ns
Trailing Edge (TRE):	1.3 ns	1.3 ns +4 V
High Level (HIL): Low Level (LOL):	+4 V 0 V	+4 v 0 V
Delay (DEL):	0 ns	0 ns
Output mode:	Disable	Enable

- 1. Configure the STATUS Configuration menu as shown in figure 3-29.
- 2. Configure the STATUS Measurement menu in Standard mode.
- 3. In the SYSTEM Peripherals menu select Rear Panel BNC: [Pulse On State Sequence True].
- 4. Configure the TRIGGER State / Define [Assignment] menu as shown in figure 3-30.
- 5. Configure the TRIGGER State / Define [Sequence] menu as shown in figure 3-31.
- 6. Connect POD 0 to the State Board Test fixture, HP Part No. 54200-63801 (part of Product Support Kit).
- 7. Connect a BNC tee to the BNC labeled "CLOCK" on the State Board Test fixture.
- 8. Connect a BNC cable from the "B" output of the pulse generator to the "CLOCK" BNC tee, and a short BNC cable from the "CLOCK" BNC tee to Channel 2 input of the HP 54201D.

#### Note

The 9 data channels of the POD do not have a signal input during this test.

- 9. Connect a BNC cable from the rear panel BNC of the HP 54201D to the front panel Channel 1 input on the HP 54201D.
- 10. Configure the display as shown in figure 3-32. Observe the two waveforms displayed on the HP 54201D. The two waveforms should appear similar to those shown in figure 3-32.
- 11. While observing the pulses displayed on Channel 1, decrement the pulse generator output "B" width in 1 ns steps until the pulses on Channel 1 display disappear, or until the pulse generator reaches its narrowest width.
- 12. Increment the width until Channel 1 pulses reappear (if necessary).
- 13. Select the + WIDTH measurement on the HP 54201D and insert "2".
- 14. The measurement should read ≤20 ns.
- 15. Change the "B" output width of the pulse generator to 25 ns.
- 16. Disconnect POD 0 and connect POD 1. Repeat steps 10 through 14.
- 17. Change the "B" output width of the pulse generator to 25 ns.
- 18. Disconnect POD 1 and connect POD 2. Repeat steps 10 through 14.
- 19. Change the "B" output width of the pulse generator to 25 ns.
- 20. Select the complement mode for the "B" output of the pulse generator.
- 21. In the TRIGGER State / Define [Assignment] menu (figure 3-30), change the J, K, and L clocks to the falling (↓) edge.

- 22. Disconnect POD 2 and connect POD 0.
- 23. The waveforms displayed on screen should be similar to figure 3-33.
- 24. Repeat steps 11 through 15 using the WIDTH measurement of the HP 54201D instead of the + WIDTH measurement.
- 25. Disconnect POD 0 and connect POD 1.
- 26. The waveforms displayed on screen should be similar to figure 3-33.
- 27. Repeat steps 11 through 15 using the WIDTH measurement of the HP 54201D instead of the + WIDTH measurement.
- 28. Disconnect POD 1 and connect POD 2.
- 29. The waveforms displayed on screen should be similar to figure 3-33.
- 30. Repeat steps 11 through 14 using the WIDTH measurement of the HP 54201D instead of the + WIDTH measurement.

Status [Configuration]	Status: No Trigger Found TALK ONLY Setup Label
Range 6.0 V 6.0 Offset 2.000 V 2.0 Probe [ 1:1 ] [ 1 Coupling [dc ] [50 Ω] [dc Store Mode [ Normal ] [ ]	100 V Range 500 ns :1 ] Acquire [Real Time
Trigger	* Refer to State Trigger Menus for Assignment and Sequence
Analog Source <mark>[External]</mark> Level 1.000 V Probe [ 1:1 ]	Auto Scale <mark>("Enabled</mark> On Event <b>00001</b> Coupling [dc] <mark>[50 0</mark>

Figure 3-29. STATUS Configuration Menu

Trigger [State] Define [Assignment]	Status: No Trigger Found TALK ONLY Trigger Mode <mark>[ State Only</mark>
State Mode <mark>( Normal 1</mark> Multiplexing <b>( Off 1</b> ) Label Pol POLØ (+1 POL2 (+1) POL2 (+1)	Clock JKL Pod 2 Pod 1 Pod 0 [+] 2.0V [+] 2.0V [+] 2.0V 80 80 [0 [

Figure 3-30. TRIGGER State / Define [Assignment] Menu

Trigger [ State ]	Status: No Trigger Found TALK ONLY
Define [ Sequence ]	Trigger Mode [ State Only ]
In Sequence, find <mark>00001</mark> Occurrences of Cany statel then Trigger Acquisition	<mark>[ør ]</mark> Trigger Teri
Sequence Restart on no state	
Label> POD0 POD1 POD2 Base > <mark>(HEX) (HEX)</mark> (HEX)	
a 1FF XXX XXX b XXX 11FF XXX c XXX XXX 1FF d XXX XXX XXX	

Figure 3-31. TRIGGER State / Define [Sequence] Menu



Figure 3-32. DISPLAY Configuration and Clock Pulse Width Test Waveforms



Figure 3-33. Clock Pulse Width Test Waveforms

## 3-15. CLOCK REPETITION RATE TEST (HP 54201D Only)

Specifications: Single phase - 25 MHz maximum with single clock and single edge specified.

### Equipment Required:

Pulse Generator HP 8161A O	pt. 020
Product Support Kit HP Part No. 54200	
BNC Tee	0-0781
BNC Cable, 9-inch HP :	
BNC Cable, 48-inch (Qty 2) HP	

### Equipment Setup:

HP 8161A

Period (PER):

50 ns

	A Output	B Output
Width (WID):	15 ns	15 ns
Leading Edge (LEE):	1.3 ns	1.3 ns
Trailing Edge (TRE):	1.3 ns	1.3 ns
High Level (HIL):	+4 V	+4 V
Low Level (LOL):	0 V .	0 V
Delay (DEL):	0 ns	0 ns
Output mode:	Enable	Enable
Norm/Compl	Normal	Normal

- 1. Configure the STATUS Configuration menu as shown in figure 3-34.
- 2. Configure the STATUS Measurement menu in Standard mode.
- 3. In the SYSTEM Peripherals menu select Rear Panel BNC: [Pulse On State Sequence True].
- 4. Configure the TRIGGER State / Define [Assignment] menu as shown in figure 3-35.
- 5. Configure the TRIGGER State / Define [Sequence] menu as shown in figure 3-36.
- 6. Connect POD 0 to the State Board Test fixture, HP Part No. 54200-63801 (part of Product Support Kit).
- 7. Connect a BNC tee to the BNC labeled "CLOCK" on the State Board Test fixture.
- 8. Connect a BNC cable from the "B" output of the pulse generator to the "CLOCK" BNC tee, and a short BNC cable from the "CLOCK" BNC tee to Channel 2 input of the HP 54201D.

#### Note

The 9 data channels of the POD do not have a signal input during this test.

- 9. Connect a BNC cable from the rear panel BNC of the HP 54201D to the front panel Channel 1 input on the HP 54201D.
- 10. Configure the display as shown in figure 3-37. Observe the two waveforms displayed on the HP 54201D. The two waveforms should appear similar to those shown in figure 3-37.
- 11. While observing the pulses displayed on Channel 1, decrement the pulse generator period in 1 ns steps until the Channel 1 waveform begins to drop pulses as shown in figure 3-38.
- 12. Increment the period of the pulse generator "B" output until the Channel 1 waveform pulses are again present.
- 13. Select the FREQ measurement on the HP 54201D and for graph 2. The frequency should be ≥25 MHz.
- 14. Set the period of the pulse generator to 50 ns.
- 15. Disconnect POD 0 and connect POD 1. Repeat steps 10 through 13.
- 16. Set the period of the pulse generator to 50 ns.
- 17. Disconnect POD 1 and connect POD 2. Repeat steps 10 through 13.



Figure 3-34. STATUS Configuration Menu

. Nazz

Trigger [ State ] Define [Assignment]	Status: No Trigger Found TALK ONLY Trigger Mode [ State Only
State Mode <mark>[ Normai ]</mark> Multiplexing <mark>[ Off ]</mark> Label Pol PODØ [+] POD1 [+] POD1 [+]	Clock JKL Pod 2 Fod 1 Fod 0 [+] 2.0V [+] 2.0V [+] 2.0V 80 80 80 [

Figure 3-35. TRIGGER State / Define [Assignment] Menu

Trigger [ State ] Define [ Sequence ]	_Status: No Trigger Found TALK ONLY Trigger Mode [1] State Only
In Sequence, find <b>00001</b> Occurrences of <u>[any state]</u> then Trigger Acquisition	<mark>[or]</mark> Trigger Teru
Sequence Restart on no state	
Label> PODØ POD1 POD2 Base > <b>(HEX) (HEX)</b>	
a 1FF XXX XXX b XXX 1FF XXX c XXX XXX 1FF d XXX XXX XXX	

Figure 3-36. TRIGGER State / Define [Sequence] Menu





Figure 3-37. DISPLAY Configuration and Clock Repetition Rate Test Waveforms



Figure 3-38. Clock Repetition Rate Test Waveforms

### 3-16. MINIMUM INPUT TEST (HP 54201D Only)

Specifications: 600 mV peak-to-peak

#### **Equipment Required:**

Pulse Generator	HP 8161A Opt. 020
Product Support Kit	HP Part No. 54200-69501
Blocking Capacitor	HP 10240B
BNC Tee	HP Part No. 1250-0781
BNC Cable, 9-inch	HP 10502A
BNC Cable, 48-inch (Qty 2)	HP 10503A

#### Equipment Setup:

### HP 8161A

Period (PER):

100 ns

	A Output	B Output
Width (WID):	50 ns	50 ns
Leading Edge (LEE):	1.3 ns	1.3 ns
Trailing Edge (TRE):	1.3 ns	1.3 ns
High Level (HIL):	+0.65 V	+0.65 V
Low Level (LOL):	0 V	0 V
Delay (DEL):	0 ns	0 ns
Output mode:	Disable	Enable

### Procedure:

- 1. Configure the STATUS Configuration menu as shown in figure 3-39.
- 2. In the SYSTEM Peripherals menu select Rear Panel BNC: [Pulse On State Sequence True].
- 3. Configure the TRIGGER State / Define [Assignment] menu as shown in figure 3-40.
- 4. Configure the TRIGGER State / Define [Sequence] menu as shown in figure 3-41.
- 5. Connect POD 0 to the State Board Test fixture, HP Part No. 54200-63801 (part of Product Support Kit).
- 6. Connect a BNC tee to the BNC labeled "CLOCK" on the State Board Test fixture.
- 7. Connect the blocking capacitor to the "B" output of the pulse generator.
- 8. Connect a BNC cable from the Blocking Capacitor to the "CLOCK" BNC tee, and a short BNC cable from the "CLOCK" BNC tee to Channel 2 input of the HP 54201D.

#### Note

The 9 data channels of the POD do not have a signal input during this test.

- 9. Connect a BNC cable from the rear panel BNC of the HP 54201D to the front panel Channel 1 input on the HP 54201D.
- 10. Configure the display as shown in figure 3-42. The displayed waveforms should appear similar to those shown in figure 3-42.
- 11. While observing the pulses displayed on Channel 1, decrement the High Level (HIL) B output of the pulse generator period in 0.01 volt steps until the waveform on Channel 1 starts to drop pulses.
- 12. Increment the High Level (HIL) B in 0.01 volt steps until all pulses are again present.
- 13. The High Level (HIL) B readout on the pulse generator should be ≤0.6 V.
- 14. Change the High Level (HIL) B of the pulse generator to 0.65 V.
- 15. Disconnect POD 0 and connect POD 1. Repeat steps 10 through 13.
- 16. Change the High Level (HIL) B of the pulse generator to 0.65 V.
- 17. Disconnect POD 1 and connect POD 2. Repeat steps 10 through 13.

	Setup I	TALK ONLY Label <b>Contractor</b>
Channel [Bual] Input 1 Range 6.0 V Offset 2.000 V Probe [ 1:1 ] Coupling Edc ] [50 n] Store Mode [ Norma] I Auto Scale [ Enabled ] Label	Input 2 1.0 V 0.000 V [ 1:1 ]	Timebase Sampling @ 200 MHz Mode [ Auto ] Range 500 ns Acquire [Real Time Delay 0.00000 s Reference [ Center Auto Scale [ Period
rigger Mode [ <u>State Only</u> Analog Source [External Level 1.000 V Probe [1:1	1 for I	r to State Trigger Menus Assignment and Sequence Auto Scale <mark>(Enabled)</mark> On Event <b>00001</b> Coupling Edc ] <b>[50</b> 7

Figure 3-39. STATUS Configuration Menu

PERFO	RMANCE	TESTS	

Trigger [ State ] Define [Assignment]	Status: No Trigger Found TALK ONLY Trigger Mode [ State Only
State Mode <mark>E Normai ]</mark> Multiplexing [ Off ] Label Pol PODI [+] PODI [+] PODI [+]	Clock JKL Pod 2 Pod 1 Pod 0 [+] 0.0V [+] 0.0V B0 B0 [0 B0 [

Figure 3-40. TRIGGER State / Define [Assignment] Menu

Trigger [ State Define [ Seque		Status: No Trigger Moc	Trigger Four TALK OF e <mark>[ State</mark>	YLY j
<mark>lany s</mark> then Trigge	Occurrences of tate] er Acquisition art on no state		<mark>[or ]</mark> Trig	gger Teri
Base > (HEX) ( a. (HEX) ( b. XXX ()	POD1 POD2 HEXI [HEXI] KXX XXX IFF XXX XXX IFF XXX IFF			

Figure 3-41. TRIGGER State / Define [Sequence] Menu



Figure 3-42. DISPLAY Configuration and Minimum Input Test Waveform

# 3-17. THRESHOLD ACCURACY TEST (HP 54201D Only)

### Specifications: ±2.5% ±120 mV.

### **Equipment Required:**

Dc Supply	HP 6114A
Pulse Generator	
Product Support Kit	HP Part No. 54200-69501
BNC Tee	
BNC Cable, 9-inch	HP 10502A
BNC Cable, 48-inch (Qty 4)	HP 10503A
BNC(f)-to-Dual Banana Adapter	

#### Equipment Setup:

<u>HP 8161A</u>

Period (PER):

HP 6114A

Output: +4.3 V

	A Output	B Output
Width (WID):	50 ns	50 ns
Leading Edge (LEE):	1.3 ns	1.3 ns
Trailing Edge (TRE):	1.3 ns	1.3 ns
High Level (HIL):	+5 V	+5 V
Low Level (LOL):	0 V	0 V
Delay (DEL):	0 ns	0 ns
Output mode:	Disable	Enable

100 ns

- 1. Configure the STATUS Configuration menu as shown in figure 3-43.
- 2. In the SYSTEM Peripherals menu select Rear Panel BNC: [Pulse On State Sequence True].
- 3. Configure the TRIGGER State / Define [Assignment] menu as shown in figure 3-44.
- 4. Configure the TRIGGER State / Define [Sequence] menu as shown in figure 3-45.
- 5. Connect a BNC(f)-to-dual banana adapter and BNC tee to the DC Supply. Connect a BNC cable from the DC Supply BNC tee to the Channel 1 input of the HP 54201D. Connect another BNC cable from the DC Supply BNC tee to the "DATA" input on the State Board Test fixture, HP Part No. 54200-63801 (part of Product Support Kit).
- 6. Connect POD 0 to the State Board Test fixture.
- 7. Connect a BNC tee to the BNC labeled "CLOCK" on the State Board Test fixture.
- 8. Connect a BNC cable from the "B" output of the pulse generator to the "CLOCK" BNC tee, and a short BNC cable from the "CLOCK" BNC tee to Channel 2 input of the HP 54201D.
- 9. Connect a BNC cable from the rear panel BNC of the HP 54201D to the front panel EXT TRIG input of the HP 54201D.

- 10. Configure the display as shown in figure 3-46. The waveforms should appear similar to those shown in figure 3-46.
- 11. Exchange the BNC cables connected to Channel 2 and External Trigger inputs. The display should appear similar to figure 3-47.
- 12. Decrease the output of the DC Supply in 0.01 volt steps until the Channel 2 waveform begins to drop pulses.
- 13. Increase the output of the DC Supply until the Channel 2 pulses reappear as shown in figure 3-47. The DC Supply should read ≥3.78 V and ≤4.22 V.
- 14. Change the output level of the DC Supply to +4.3.
- 15. Reconfigure the TRIGGER State/Define [Sequence] menu shown in figure 3-45 with "Occurrences of [ b ]". Disconnect POD 0 and connect POD 1. Repeat steps 12 through 14.
- 16. Reconfigure the TRIGGER State/Define [Sequence] menu shown in figure 3-45 with "Occurrences of [ c ]". Disconnect POD 1 and connect POD 2. Repeat steps 12 and 13.
- 17. Reconfigure the "B" output of the pulse generator as follows:

High Level (HIL): 0 V Low Level (LOL): -5.00 V

- 18. Change the output of the DC Supply to provide -4.3 V.
- 19. Reconfigure the STATUS menu shown in figure 3-43 for Channel 1 offset of -2.5 V.
- 20. Disconnect POD 2 and connect POD 0.
- 21. Reconfigure the TRIGGER State/Define [Sequence] menu in figure 3-45 with "Occurrences of [ a ]".
- 22. Reconfigure the TRIGGER State/Define [Assignment] menu in figure 3-44 with thresholds of -4.0 V.
- 23. The Channel 2 pulses should be missing on the display.
- 24. Decrease the magnitude of the output level of the DC Supply in 0.01 volt steps until the Channel 2 waveform appears as shown in figure 3-47. The DC Supply should read ≤ -3.78 V and ≥ -4.22 V.
- 25. Change the output level of the DC Supply to -4.3 V.
- 26. Reconfigure the TRIGGER State/Define [Sequence] menu in figure 3-45 with "Occurrences of [ b ]". Replace POD 0 with POD 1 and repeat steps 23 through 25.
- 27. Reconfigure the TRIGGER State/Define [Sequence] menu in figure 3-45 with "Occurrences of [ c ]". Replace POD 1 with POD 2 and repeat steps 23 and 24.

otatus <mark>Leonnigunationi</mark>	Setup l	: No Trigger Found TALK ONLY _abel
Channel [Dual] Input 1 Range 5.0 V Offset 2.500 V Probe [1:1] Coupling [dc][1MA] Store Mode [Normal] Auto Scale [Enabled] Label	Input 2 6.0 V 2.500 V [ 1:1 ] [dc ] [50 Ω] [ Normal ] [ Enabled ]	Timebase Sampling @ 200 MHz Mode [ Auto ] Range 500 ns Acquire [Real Time Delay 0.00000 s Reference [ Center Auto Scale [ Period
Trigger Mode [ State Only ]		r to State Trigger Menus Assignment and Sequence
Analog Source [External] Level 1.000 V Probe [ 1:1 ]		Auto Scale <mark>[ Enabled</mark> On Event - <mark>00001</mark> Coupling [dc ] <mark>[150 Ω</mark>

Figure 3-43. STATUS Configuration Menu



Figure 3-44. TRIGGER State / Define [Assignment] Menu
Trigger <mark>[ State ]</mark>	Status: No Trigger Found TALK ONLY
Define [ Sequence ]	Trigger Mode [ State Only
In Sequence, find ØØØØ1 Occurrences of [a]] then Trigger Acquisition	<u>[or ]</u> Trigger Teri
Sequence Restart on no state	
Label> PODØ _ POD1 _ POD2 Base > <b>(HEX) [HEX] [HEX]</b>	
a <b>135 838 838</b>	
d XXX XXX XXX	

Figure 3-45. TRIGGER State / Define [Sequence] Menu

Display Graticule Typ Number of Gra Connect Dots	e [Frame]	Status: Acquired Fram TALK Reference Lines Accumulate Mode Data Filter [	
Graph [1]		2.50 V _ 50.0 ns/div	-250.0 n:
1: <u>[Chan 1 ]</u>	· · · · · · · · · · · · · · · · · · ·	، <u>، ، ، ، ، ، ، ، ، ، ، ، ، ، ، ، ، ، </u>	
2: [Chan 2 ]			

Figure 3-46. DISPLAY Configuration and Threshold Accuracy Test Waveforms

### **PERFORMANCE TESTS**

Display Graticule Typ Number of Gra Connect Dots	e [Frame ]	Refe Accu	rence Lin mulate M	ed Frame TALK Of nes <mark>[</mark> ode <mark>[Diss</mark> [	¶LY )ff ] abled ]
Graph [1]	_1.50 V/div	<u>2.50 V</u>	50.0 n	s/div -	-250.0 n:
1: [Chan 1 ]	×			<u>,</u>	
2: [Chan 2 ]		<u> </u>	<u> </u>		

Figure 3-47. Threshold Accuracy Test Waveform

### PERFORMANCE TESTS

Notes

TEST	LIMITS	MEASURED		
<b>3-6.</b> DC OFFSET ACCURACY	0.98 V to 1.02 V	VMIN VMAX CH.1 CH.2		
	-0.98 V to -1.02 V	CH.1 CH.2		
	-0.89 V to -1.11 V	CH.1CH.2		
	0.89 V to 1.11 V	CH.1 CH.2		
<b>3-7.</b> VOLTAGE MEASUREMENT	84 mV to 116 mV	CH.1 CH.2		
ACCURACY	-84 mV to -116 mV	CH.1 CH.2		
	-4.32 V to -5.68 V	CH.1 CH.2		
	4.32 V to 5.68 V	CH.1 CH.2		
3-8.	Real Time			
BANDWIDTH (-3dB)	≤3 dB	CH.1 CH.2		
	Repetitive	<u> </u>		
	<b>≤</b> 3 dB	CH.1 CH.2		
<b>3-9.</b> TIME MEASUREMENT	Real Time 398 ns to 402 ns			
ACCURACY	<u>Repetitive</u> 3.8 ns to 4.2 ns			

Table 3-2. HP 54201A/D Performance Test Record

3-49

TEST	LIMITS	MEASURED		
<b>3-10.</b> TRIGGER (ANALOG) LEVEL ACCURACY	283 mV to 317 mV -283 mV to -317 mV -176 mV to -424 mV 176 mV to 424 mV	CH.1 CH.2 CH.1 CH.2 CH.1 CH.2 CH.1 CH.2 CH.1 CH.2		
<b>3-11.</b> TRIGGER SENSITIVITY	<u>Internal</u> ≤2 V	CH.1 CH.2		
	<u>External</u> 50Ω coupling .2 MΩ coupling	PASSFAIL PASSFAIL		
<b>3-12.</b> MINIMUM SETUP TIME (HP 54201D)	<b>≤20 ns</b>	POD0 POD1 POD2		
<b>3-13.</b> MINIMUM HOLD TIME (54201D)	≤0 ns	POD0 POD1 POD2		
<b>3-14.</b> MINIMUM CLOCK PULSE WIDTH (HP 54201D)	≤20 ns	+WIDTH -WIDTH PODO POD1 POD2		
<b>3-15.</b> CLOCK REPETITION RATE (HP 54201D)	≥25 MHz	P0D0 P0D1 P0D2		
<b>3-16.</b> MINIMUM INPUT (HP 54201D)	≤0.60 V	POD0 POD1 POD2		
<b>3-17.</b> THRESHOLD ACCURACY (HP 54201D)	3.78 V to 4.22 V	POD0 POD1 POD2		
	-3.78 V to -4.22 V	POD0 POD1 POD2		

Table 3-2. HP 54201A/D Performance Test Record

# SECTION 4 ADJUSTMENTS

### 4-1. INTRODUCTION

This section contains front-panel calibration procedures and adjustment procedures for the power supply, display driver, analog board, and state trigger board. Table 4-1 lists the table of Recommended Test Equipment.

### 4-2. CALIBRATION INTERVAL

There is no recommended calibration interval. Adjustment needs are defined by the pass/fail status of resident self-tests and calibration routines. A failure of a SYSTEM menu self test should be followed by resident SYSTEM menu calibration routines 0, 5, and 6 (in this order). The self tests should then be re-selected to check whether the self-calibration routines corrected the error. Repeated failure of a self-test, or failure of a self-calibration routine may dictate the need of a particular hardware adjustment. Refer to table 6-3 in Section 6 for appropriate adjustments.

Certain adjustments should be checked after a repair has been made. Refer to table 6-1 for adjustments needed for a particular board repair. Performance tests that may be affected by these adjustments are also listed in table 6-2.

Always end the adjustment session with SYSTEM menu calibration routines 0, 5, and 6 (in this order), and then perform the SYSTEM menu self tests to assure proper operation of the HP 54201A/D. Although self tests check for correct functional operation, they do not serve as a performance verification. Persistent failure of one of the self tests is an indication of a faulty board; refer to the troubleshooting procedures in this manual.

#### Note

Allow instrument to warm up for at least 30 minutes prior to beginning front-panel calibration or adjustment procedures.

WARNING

Read the safety summary at the front of this manual before performing adjustment procedures.

# CAUTION

The adjustments are performed with the top, bottom, and side covers removed. Use care to avoid shorting or damaging internal parts of the instrument.

### 4-3. FRONT-PANEL CALIBRATION

### 4-4. SYSTEM Calibration Menu

Front-panel calibration allows the user to execute automatic gain, offset, trigger hysteresis, trigger level, and delay calibration for Channel 1 and Channel 2. A rear-panel switch protects the calibration factors from inadvertent changes. This CAL switch must be set to the UNPROTECTED position before executing automatic calibration. Error message "Cal RAM Write Protected" will be displayed if calibration is attempted with the switch in the protected position.

Calibration 0 calibrates gain, offset, trigger hysteresis, and trigger level for Channel 1 and Channel 2 and takes about 4 1/2 minutes to execute. Individual gain and offset calibration for a channel may be executed by choosing 1 or 2 which takes about 1 1/2 minutes each to execute. Calibration 3 selects trigger hysteresis and calibration 4 selects trigger level and take about 15 seconds each to execute. Calibration 5 and 6 calibrate delay for channel 1 and channel 2 and also take about 15 seconds to execute. Calibration 7, 8, and 9 set service default calibration factors and execution is immediate. A normal calibration would require calibrations 0, 5, and 6 (in this order) to be executed. Calibrations 7, 8, and 9 are used for service setup and would be used after a major repair to the instrument for initial setup procedures.

To execute the calibration routines, press the SYSTEM menu key, then press the NEXT/PREV key until the Calibration menu is displayed as shown in figure 4-1. Move the blinking cursor to the Execute Calibration field and enter the number of the routine you wish to execute. Follow the instructions displayed on screen and watch the status line at the end of the calibration to see if the instrument calibrated successfully. An audible beep will be heard when the selected calibration routine is complete.

When front-panel calibration is complete, set the rear-panel CAL switch to the PROTECTED position.

System SpecificationStatus:	Acquired Frame 01004 TALK ONLY
[ Calibration ]	
Execute Calibration 🚪	
0 : Cals 1 thru 4	
Gain 8 1 : Chan1 Offset 2 : Chan2	
Trigger 3 : Hysteresis 4 : Level	
Delay 5 : Chan1 6 : Chan2	
Service Defaults	
7 : Gain 8 : Offset & Trigger 9 : Delay	



### 4-5. SYSTEM Test & Service Menu Calibration

Execute Service routines 0, 1, and 2 (figure 4-2) provide very precise calibration of time and trigger for the HP 54201A/D, and need only be performed in order to make highly accurate measurements. These procedures are not a part of normal calibration and are not required for the HP 54201A/D to function properly or to meet specifications. These routines should only be performed after SYSTEM Calibrations routines 0, 5, and 6 (in this order) have been performed.

```
System Specification _____Status: Acquired Frame 01041___
TALK ONLY
Execute Selftest 
0 : CPU/Memory
1 : Acquisition/Trigger
2 : Input
Execute Service
0 : Time Null
1 : Ext Trigger Null
2 : Ext Trigger Hysteresis
3 : Hardware Service
```

Figure 4-2. SYSTEM Test & Service Menu Calibration

#### **Equipment Required:**

Pulse Generator	HP 8161A
BNC Tee	HP Part No. 1250-0781
BNC(f)-to-BNC(f) Adapter	HP Part No. 1250-0080
BNC Cable, 9-inch (Qty 2, matched set)	HP 10502
BNC Cable, 48-inch	
Resistive Divider Kit	HP 10020A
50Ω Terminator	HP 10100C

#### TIME NULL

The Time Null routine nulls out very small internal delay differences between the two input channels of the HP 54201A/D.

#### Equipment Setup:

#### HP 8161A

Period (PER): 200 ns

	A Output	B Output
Width (WID):	100 ns	100 ns
Leading Edge (LEE):	1.3 ns	1.3 ns
Trailing Edge (TRE):	1.3 ns	1.3 ns
High Level (HIL):	+4.5 V	+4.5 V
Low Level (LOL):	-0.25 V	-0.25V
Output mode:	Enable	Disable

#### Procedure:

- Connect the 9-inch BNC cables to the BNC tee. Connect the 48-inch cable to the BNC tee with the BNC(f)-to-BNC(f) adapter. Connect the other end of the 48-inch cable to the A output of the Pulse Generator. Connect the 9-inch cables to the Channel 1 and Channel 2 inputs of the HP 54201A/D.
- 2. Press the SYSTEM menu key and press the NEXT/PREV key until the SYSTEM Test & Service menu is displayed.
- 3. Move the blinking cursor to the Execute Service field and enter 0 for Time Null.
- 4. Press the INSERT key on the HP 54201A/D to start procedure. The procedure will take about 15 seconds to execute.

#### EXT TRIGGER NULL

The Ext Trigger Null routine nulls out very small internal delay differences between the EXT TRIG input and the input channels of the HP 54201A/D. This routine should always be performed after the Time Null routine and never as a stand-alone routine.

Equipment Setup: Same as Time Null

#### Procedure:

- 1. Move 9-inch BNC cable from Channel 2 input to the EXT TRIG input of the HP 54201A/D.
- 2. Enter 1 in the Execute Service field for Ext Trigger Null.
- 3. Press the INSERT key on the HP 54201A/D to start procedure. The procedure will take about 15 seconds to execute.

#### EXT TRIGGER HYSTERESIS

The Ext Trigger Hysteresis routine adjusts an internal hysteresis DAC in the HP 54201A/D until the Pulse Generator signal will no longer trigger the instrument.

#### Equipment Setup:

#### <u>HP 8161A</u>

Period (PER): 1  $\mu$ s

	A Output	B Output
Width (WID):	500 ns	500 ns
Leading Edge (LEE):	100 ns	100 ns
Trailing Edge (TRE):	100 ns	100 ns
High Level (HIL):	+400 mV	+400 mV
Low Level (LOL):	-400 mV	-400 mV
Output mode:	Enable	Disable

#### **Procedure:**

- 1. Connect  $50\Omega$  terminator to the EXT TRIG input of the HP 54201A/D.
- 2. Connect the 100:1 divider from the Resistive Divider kit to the kit cable assembly. Connect the BNC adapter tip from the kit to the 100:1 divider.
- 3. Connect the divider end of the cable to the  $50\Omega$  terminator on the EXT TRIG input of the HP 54201A/D, and connect the other end of the cable to the output of the Pulse Generator.
- 4. Enter 2 in the Execute Service field to select Ext Trig Hysteresis routine.
- 5. Press the INSERT key on the HP 54201A/D to start procedure. The procedure will take about 15 seconds to execute.

### 4-6. EQUIPMENT REQUIRED FOR ADJUSTMENTS

Table 4-1 lists the equipment required to adjust the HP 54201A/D. Other equipment may be substituted if it meets or exceeds the critical specifications given in table 4-1.

INSTRUMENT	CRITICAL SPECIFICATIONS	RECOMMENDED MODEL
Digital Voltmeter	Accuracy: 0.5%	HP 5005B
Pulse Generator	Repetition rate: 100 kHz Transistion time: 1.3 ns Amplitude: 5 V	HP 8161A
Product Support Kit	No substitute	HP Part No. 54200-69501

Table 4-1. Recommended Test Equipment

After the instrument has warmed up at least 30 minutes, perform a key-down power-up reset. This will preset the HP 54201A/D to a predetermined condition and clear the display memory. Hold any front panel key down while applying power to the instrument. Hold the key down long enough for the power-up tune to be completed.

### 4-7. POWER SUPPLY ADJUSTMENT

#### Description:

This procedure checks all dc power supply voltages voltages to ensure they are within limits. These limits apply for any combination of line voltage and instrument board sets.

#### Equipment Required:

Digital Voltmeter ..... HP 5005B

#### Equipment Setup:

Set HP 5005B Mode to DC Volts.

#### Procedure:

- 1. Disconnect HP 54201A/D power cord and remove top cover.
- 2. Connect voltmeter ground lead to GND on Power Supply board test connector A1TP2 (figure 4-3).
- 3. Apply power to HP 54201A/D.
- 4. Check each of the supplies at A1TP2 with the voltmeter to make sure they are within the following limits:

+15 V+14.25 to +15.75V+12V+11.4 to +12.6+5V+4.75 to +5.25V-2.4 V-2.16 to -2.64V-5.2-5.2 to -5.7-12 V-11.4 to -12.6V	SUPPLY	LIMITS
	+12V +5V -2.4 V -5.2	+11.4 to +12.6 +4.75 to +5.25V -2.16 to -2.64V -5.2 to -5.7

- 5. Adjust VOLT ADJ (A1R43) if necessary to bring supplies into limit range.
- 6. Disconnect the HP 54201A/D power cord.



### 4-8. DISPLAY SYSTEM ADJUSTMENT

#### **Description:**

This procedure is in two parts, yoke adjustment and display driver adjustment. The Yoke adjustment procedure must be must be performed if any part of the Display System is replaced (CRT, display driver, or yoke) or if a display cannot be aligned on the CRT screen using the Display Driver Adjustment Procedure. If the Yoke Adjustment Procedure is performed, the Display Driver Adjustment must then be performed. The Display Driver Adjustment Procedure can be a stand-alone adjustment.

#### Note

It is recommended the test pattern be used and the Display Driver Adjustments be optimized if necessary to determine the need for the Yoke Adjustment.

### WARNING

Hazardous potentials exist on the power supply, the CRT, and on the display driver board. To avoid electrical shock, the following procedures should be closely adhered to.

### 4-8a. Yoke Adjustment Procedure:

#### Equipment Required:

None

#### Procedure:

- 1. Disconnect power from HP 54201A/D and remove top cover.
- Before applying power, ensure that yoke is firmly pressed against bell of CRT. If not, loosen yoke neck screw attaching yoke to CRT and slide yoke against CRT. Gently tighten screw until firm.
- 3. Apply power to HP 54201A/D.
- 4. Press SYSTEM menu key, then press the NEXT or PREV key until Test & Service menu is displayed. Move blinking cursor to Execute Service field, then enter 3 for Hardware Service.
- 5. Enter 1 in the Execute Hardware Test field to select display pattern as shown in figure 4-4.
- 6. Check that display pattern is square with the edges of the CRT. If not, loosen yoke neck screw and rotate yoke to square up the pattern while keeping the yoke firmly pressed against the bell of the CRT. Then gently tighten the screw until firm.

- 7. Remove power from the HP 54201A/D. Disconnect two yoke connectors from display driver board.
- 8. While holding flexible straight edge from front lower-left corner to front upper-right corner of CRT, make a mark about one inch long with a water soluble felt pen across center of CRT (figure 4-5).
- 9. Repeat above step for upper-left corner and lower-right corner, forming an "X" in center of CRT (figure 4-5).
- 10. Adjust BRIGHTNESS control pot to minimum (full counter-clockwise). See figure 4-6 for display adjustment locations.
- 11. Apply power to HP 54201A/D.
- 12. Adjust BRIGHTNESS control pot until a dot appears on CRT.
- 13. Dot should appear within a 0.3 cm (1/8 inch) radius of intersection of two lines. If not, align dot using centering rings on yoke.
- 14. Remove power from HP 54201A/D and clean CRT screen with mild soap and water.
- 15. Reconnect two connectors from yoke to display driver board.
- 16. Perform Display Driver Adjustment Procedure.

	GRID A	JUSTMENT	PATTERN		
		;			
 Press 'I	NEXT'key	for inter	nsity adju	ustment	

Figure 4-4. Grid Adjustment Pattern



Figure 4-5. Yoke Centering Adjustment.



Figure 4-6. Display Adjustment Locations

### 4-8b. Display Driver Adjustment Procedure:

#### Equipment Required: None

#### **Procedure:**

- 1. Disconnect power from HP 54201A/D and remove top cover.
- 2. Remove two screws that attach handle and left side cover to frame. Remove side cover.
- 3. Apply power to HP 54201A/D.
- 4. If necessary, adjust BRIGHTNESS control pot until display pattern is visible. See figure 4-6 for display adjustment locations.
- 5. Press SYSTEM menu key, then press NEXT/PREV key until Test & Service menu is displayed. Move blinking cursor to Execute Service field, then enter 3 for Hardware Service.
- 6. Enter 1 in Execute Hardware Test field to select Display Pattern as shown in figure 4-7.



Figure 4-7. Grid Adjustment Pattern

- 7. Adjust HEIGHT and VER. PHASE (position) until test Test Pattern fills screen vertically.
- 8. Adjust HOR. LINEARITY until width of each square is the same.
- 9. Adjust WIDTH until total picture width is same as width of the outer boundary marks shown in figure 4-7. Note that outer edges of the display may NOT align with outer boundary marks.

#### Note

Adjustments in steps 8 and 9 interact; reiteration of these two steps may be necessary for best results.

- 10. Now adjust horizontal position by rotating centering rings on yoke. Adjust rings for horizontal movement while minimizing vertical movement of display. Left and right edges should NOW align with outer boundary marks described in previous step.
- 11. Adjust VER. PHASE to vertically center test pattern (figure 4-7). This should only require minor adjustment.
- 12. Activate the Intensity Adjust Pattern as shown in figure 4-8 by pressing the NEXT key.
- 13. If a photometer is available, adjust BRIGHTNESS control until reading of Full Bright area is 39 to 41 foot-lamberts, and adjust HALF-BRIGHT control until reading of Half Bright area is 19 to 21 foot-lamberts. If no photometer is available, adjust to a comfortable viewing level.
- 14. Adjust FOCUS control to achieve best display in area of test pattern labeled "Focus Area".
- 15. Verify area of test pattern labeled "Blinking Cursor" does contain a blinking rectangular cursor flashing several times per second. If there are two different video levels but no flashing, CPU board is defective. If there is no difference in video levels, display board is defective.
- 16. HOR.HOLD adjustment has been pre-adjusted by manufacturer and should not need to be changed.
- 17. Replace the side cover and top cover on the HP 54201A/D.



Figure 4-8. Intensity Adjust Pattern

### 4-9. ANALOG BOARD ADJUSTMENTS

#### Description:

The following Analog Board procedures adjust: analog amplifiers for proper offset (Offset Adjustment), input attenuator compensation and gain for best square wave response (Input Compensation and Gain Adjustment).

#### 4-9a. Offset Adjustment Procedure:

#### Equipment Required: None

#### **Procedure:**

- 1. Set HP 54201A/D rear-panel CAL switch in UNPROTECTED position (down).
- 2. Remove bottom cover and disconnect all inputs.
- 3. In SYSTEM Calibration menu, select and execute Service Default Gain (7), then execute Service Default Offset & Trigger (8).
- 4. Configure STATUS Configuration menu as shown in figure 4-9.
- 5. Display Channel 1 (single graph with grid graticule) and position trace to center graticule using CH1 ZERO OFFSET (A4R239) (figure 4-10).



Figure 4-9. HP 54201A/D STATUS Configuration Menu

- 6. Note position of trace on screen.
- 7. Select TIME menu and move blinking cursor to Real Time field. Press NEXT key to change field to Repetitive.
- 8. While switching between Repetitive and Real Time, adjust CH1 DC OFFSET (A4R116) for smallest shift. Dc offset can only be adjusted in Repetitive mode.
- 9. Switch back to Real Time and repeat steps 5 through 8 for Channel 2 using CH2 ZERO OFFSET (A4R238) and CH2 DC OFFSET (A4R32).
- 10. Select SYSTEM Calibration menu. Execute Calibration 0 (all gain & offset). Calibration 0 will take about 2 1/2 minutes to execute.
- 11. When Calibration 0 is complete, set the HP 54201A/D rear-panel CAL switch to the PROTECTED position (up).



Figure 4-10. Analog Board Adjustment Locations.

### 4-9b. Input Compensation and Gain Adjustments:

#### Note

The following procedure adjusts the input compensation and gain of the attenuators, however, these adjustments DO NOT usually drift. It is recommended the input compensation and gain be checked prior to adjustment to determine if adjustment is necessary.

#### Equipment Required:

Pulse Generator	° 8161A
Product Support Kit HP Part No. 5420	)-69501

#### Equipment Setup:

Set HP 8161A A output to 10-kHz square wave, 3 Vp-p, 0 V offset as follows:

Period (PER)

100 µs

	<u>A Output</u>
Width (WID)	50 µs
Leading edge (LEE)	1.3 ns
Trailing edge (TRE)	1.3 ns
High Level (HIL)	1.5 V
Low Level (LOL)	-1.5V
Output	Enable

#### Procedure:

- 1. Set HP 54201A/D power OFF and remove Analog Board Assembly (A4). Refer to Analog Board Removal in Section 6.
- Install Analog Extender Board and Analog Board Support Brackets from Product Support Kit into HP 54201A/D as shown in figure 4-11; then install Analog Board assembly into Extender Board.
- 3. Set HP 54201A/D power ON.
- 4. Configure STATUS Configuration menu as shown in figure 4-12.
- 5. Display Channel 1.
- 6. Connect pulse generator A output to HP 54201A/D INPUT 1 BNC and adjust CH1 COMP (A4C43) (figure 4-9) for maximum square wave flatness using an insulated adjustment tool.
- 7. Set pulse generator A output to Period = 2ms and Width = 1 ms (500-Hz square wave).



Figure 4-11. HP 54201A/D Product Support Kit Analog Extender Assembly



Figure 4-12. HP 54201A/D STATUS Configuration Menu

- 8. Change HP 54201A/D timebase range to 5 ms.
- 9. Adjust CH1 GAIN (A4R84) for maximum square wave flatness.

#### Note

The adjustments in steps 6 and 9 interact; reiteration of these steps may be necessary for best results.

- 10. Display Channel 2. Change HP 54201A/D trigger source to Channel 2.
- 11. Set pulse generator A output to Period = 100  $\mu$ s and Width A = 50  $\mu$ s (10-kHz square wave).
- 12. Change HP 54201A/D timebase range to 200  $\mu$ s.
- 13. Connect pulse generator A output to HP 54201A/D INPUT 2 BNC. Adjust CH2 COMP (A4C4) (figure 4-9) for maximum square wave flatness.

- 14. Set pulse generator A output to Period = 2 ms and Width = 1 ms (500-Hz square wave).
- 15. Change HP 54201A/D timebase range to 5 ms.
- 16. Adjust CH2 GAIN (A4R13) for maximum square wave flatness.

#### Note

The adjustments in steps 13 and 16 interact; reiteration of these steps may be necessary for best results.

- 17. Set HP 54201A/D power to OFF and disconnect power cord.
- 18. Remove extender board and supports and reinstall Analog Assembly into mainframe.
- 19. Replace bottom cover on HP 54201A/D.

### 4-10. STATE TRIGGER BOARD ADJUSTMENT (HP 54201D Only)

#### **Description:**

This procedure adjusts the State Trigger Board clock circuitry for proper phase and delay to ensure compliance with setup and hold specifications.

#### Equipment Required:

Pulse Generator	HP 8161A
10:1 Divider Probes (Qty. 2, supplied with HP 54201A/D)	HP 10017A
Product Support Kit	HP Part No. 54200-69501

#### Equipment Setup:

Set HP 8161A A output to 100-kHz square wave, 5 Vp-p, 2.5 V offset as follows:

Period (PER) 10 µs

	A Output
Width (WID)	5 μs
Leading edge (LEE)	1.3 ns
Trailing edge (TRE)	1.3 ns
High Level (HIL)	5.0 V
Low Level (LOL)	0 V
Output	Enable

#### Procedure:

- 1. Configure STATUS Configuration menu as shown in figure 4-13.
- 2. Configure TRIG State Assignment menu as shown in figure 4-14.
- 3. Ensure STATUS Measurement menu is set to Standard Mode.
- 4. Connect POD 0 to State Board Test Fixture, HP Part No. 54200-63801 (part of Product Support Kit).
- 5. Connect a BNC cable from CLK BNC on the State Board Test Fixture to output of function generator.
- 6. Remove cover from right side of HP 54201D.
- 7. Unscrew and remove the black insulating sleeve from the front of the probes to allow probe tips to fit through the side rail and into the test points. Connect the 10:1 divider probes to State Trigger Board test points as follows (refer to figure 4-15):

A8TP2 to HP 54201D INPUT 1 A8TP1 to HP 54201D INPUT 2



Figure 4-13. HP 54201D STATUS Configuration Menu



Figure 4-14. HP 54201D TRIG State Assignment Menu

- 8. Display channel 1 and channel 2. Select front panel measurement DELAY 2 to 1. Display should appear similar to figure 4-16. If triggered waveforms do not appear, adjust HP 54201A/D trigger level.
- 9. Adjust A8R20 (figure 4-15) until leading edge of ICK (A8TP2) is delayed 42 to 43 ns from leading edge of MCK (A8TP1).
- 10. Move HP 54201D Input 2 probe from A8TP1 to A8TP3. The display should appear similar to figure 4-17. Adjust A8R28 until DELAY measurement from 2 to 1 is approximately zero seconds (±1 ns).
- 11. Disconnect probes and replace side cover on HP 54201D.



Figure 4-15. State Trigger Board Adjustment Locations

in National National

( )



Figure 4-16. A8TP2 to A8TP1 Delay Waveform





 $\bigcirc$ 

## SECTION 5 REPLACEABLE PARTS

### 5-1. INTRODUCTION

This section contains information for ordering parts. Table 5-1 lists abbreviations used in the parts lists. Table 5-2 lists all replaceable parts in reference designator order. Table 5-3 contains the names and addresses that correspond to the manufacturer code numbers. Figure 5-1 shows the mainframe parts locations.

### **5-2. ABBREVIATIONS**

Table 5-1 lists abbreviations used in the parts lists, the schematics, and throughout this manual. The abbreviations in the parts list are always capital letters. However, in other parts of the manual abbreviations may be used with both lowercase and uppercase letters.

### 5-3. REPLACEABLE PARTS LIST

Table 5-2 is the list of replaceable parts and is organized as follows:

- a. Electrical assemblies in alphanumerical order by reference designation.
- b. Chassis-mounted parts in alphanumerical order by reference designation.
- c. Electrical assemblies and their components in alphanumerical order by reference designation.

The information given for each part consists of the following:

- a. Reference designation.
- b. Hewlett-Packard part number.
- c. Part number Check Digit (CD).
- d. Total quantity (QTY) in instrument (or on assembly). The total quantity is given only once at the first appearance of the part number in the list.
- e. Description of part.
- f. Typical manufacturer of part in an identifying five-digit code.

### 5-4. ORDERING INFORMATION

To order a part listed in the material lists, quote the Hewlett-Packard part number, indicate the quantity desired, and address the order to the nearest Hewlett-Packard Sales/Service Office.

To order a part that is not listed in the material lists, include the instrument model number, instrument serial number, a description of the part (including its function), and the number of parts required. Address the order to the nearest Hewlett-Packard Sales/Service Office.

### 5-5. DIRECT MAIL ORDER SYSTEM

Within the USA, Hewlett-Packard can supply parts through a direct mail order system. Advantages of using this system are:

- a. Direct ordering and shipment from the Hewlett-Packard Parts Center in Mountain View, California.
- b. No maximum or minimum on any mail order (there is a minimum order amount for parts ordered through a local Hewlett-Packard office when the orders require billing and invoicing).
- c. Prepaid transportation (there is a small handling charge for each order).
- d. No invoices.

To provide these advantages, a check or money order must accompany each order.

Mail order forms and specific ordering information are available through your local Hewlett-Packard office. Addresses and phone numbers are located at the back of this manual.

Table 5-1.	Reference	Designators	and	Abbreviations.
------------	-----------	-------------	-----	----------------

÷

٠

i j

			REFERENCE	J_JINNA U			
A	= assembly	F	= fuse	MP	= mechanical part	U	= integrated circuit
B	≖ motor	FL	∞ filter	Р	≂ plug	v	= vacuum, tube, neor
BT	= battery	ю	= integrated circuit	Q	= transistor		bulb, photocell, etc
C	= capacitor	J	= jack	R	= resistor	VR	= voltage regulator
CP	= coupler	κ	= relay	RT	= thermistor	w	= cable
CR	⊨ diode	L	= inductor	s	≖ switch	x	= socket
DL	⊨ delay line	LS	= loud speaker	т	≈ transformer	Y	= crystal
DS	= device signaling (lamp)	м	≖ meter	тв	≂ terminal board	z	⊨ tuned cavity netwo
E	= misc electronic part	MK	= microphone	ТР	= test paint		
·			ABBRE	/IATIONS			
A	= amperes	н	= henries	N/O	= normality open	RMO	= rack mount only
<b>AFC</b>	= automatic frequency	HDW	≠ hardware	NOM	= nominal	RMS	≃ root-mean square
	control						
AMPL	= amplifier	HEX	= hexagonal	NPO	≃ negative positive zero	RWV	= reverse working
		HG	≂ mercury		(zero temperature		voltage
3FO	= beat frequency oscillator	HR	= hour(s)		coefficient)		
BE CU	= beryllium copper	HZ	= hertz	NPN	= negative-positive-	S-B	= slow-blow
3H	= binder head				negative	SCR	= screw
3P	= bandpass	IF	= intermediate freq	NRFR	- not recommended for	SE	= selenium
BRS	= brass	IMPG	= impregnated		field replacement	SECT	= section(s)
swo	- backward wave oscillator	INCD	= incandescent	NSR	= not separately	SEMICON	= semiconductor
		INCL	= include(s)		replaceable	SI	≂ silicon
cw		INS	= insulation(ed)			SIL	= silver
ER.	= ceramic	INT	= internal	OBD	= order by description	SL	= slide
MO	= cabinet mount only			он	= oval head	SPG	≖ spring
OEF	= coeficient	к	= kilo=\$000	ox	= oxide	SPL	= special
OM	= common					SST	= stainless steel
OMP	= composition	LH	= left hand			SR	≖ split ring
COMPL	= complete	LIN	= linear tapar	Р	= peak	STL	= steel
CONN	= connector	LK WASH	= lock washer	PC	= printed circuit		
SP	= cadmium plate	LOG	= logarithmic taper	PF	= picofarads=10 <sup>-12</sup>	ТА	= tantalum
 CHT	= cathode-ray tube	LPF	= low pass filter		farads	TD	⇔ time delay
w	= clockwise		1000 p	PH BRZ	= phosphor bronze	TGL	= toggle
		м	= milli=10 <sup>-3</sup>	PHL.	= phillips	THD	= thread
DEPG	= deposited carbon	MEG	= meg=10 <sup>6</sup>	PIV	= peak inverse voltage	ті	= titanium
DR	= deposited carbon = drive	MET FLM	= metal film	PNP	= positive-negative-	TOL	⊨ tolerance
		METOX	= metallic oxide		positive	TRIM	= trimmer
LECT	= electrolytic	MFR	= manufacturer	P/0	= part of	тwт	= traveling wave tub
INCAP	= encapsulated	мнг	≂ mega hertz	POLY	= polystyrene		
EXT	= external	MINAT	= miniature	PORC	= porcelain	U	= micro=10 <sup>-6</sup>
	- EXternar	мом	= momentary	POS	= position(s)	-	
-	= farads	MOS	= metal oxide substrate	POT	= potentiometer	VAR	= variable
Н	= flat head	MTG	= mounting	PP	= peak-to-peak	VDCW	= dc working volts
TL H	= fillister head	MY	= "mylar"	PT	= point		
	= fixed			PWV	= peak working voltage	W/	= with
FXD	= Ityca	81	= nano (10 <sup>-9</sup> )	F <b>W T</b>	- heav working sounds	w	= watts
	1 <b>(1</b> 0 <sup>9</sup> )	N		DECT			
9 	≖ giga (10 <sup>9</sup> )	N/C	= normally closed	RECT	= rectifier	WIV	working inverse unitse
3E	= germanium	NE		RF RH	= radio frequency = round head or	ww	voitage = wirewound
GL	= glass	NI PL	≖ nickel plate				

5-3

### HP 54201A/D - Replaceable Parts





Figure 5-1. Mainframe Parts Location (Sheet 1 of 3)



Figure 5-1. Mainframe Parts Location (Sheet 2 of 3)





### Table 5-2. Replaceable Parts

Reference Designator	HP Part Number	C Qty	Qty	Description	Mfr Code	Mfr Part Number
A1 A2 A3 A4	01630-66529 54201-66501 54201-69502 54201-69503	6 3 4	1 1 1 1	POWER SUPPLY BOARD ASSY Mother Board Assy CPU Board Assy Analog Board Assy	28480 28480 28480 28480 28480	01830-66529 54201-66501 54201-69502 54201-69503
A6 A7 A8	0950-1692 01830-68531 54200-69505	3 0 5	1 1 1	DISPLAY DRIVER BOARD ASSY Keyboard board Assy State trigger board Assy (54201D only)	28480 28480 28480	0850-1692 01630-66531 54200-69505
B1	3160-0455	2	1	FAN-TUBEAXIAL 108-CFM 12VDC .6KV DIEL	28480	3160-0455
H1 H2 H3 H4 H5	0515-0430 0515~0641 0570-1171 0590-1611 0624-0598	3 8 7 2 5	30 12 2 3 4	SCREW-MACHINE ASSEMBLY M3 X 0.5 BMM-LG SCREW-THD-RLG M4 X 0.7 10MM-LG PAN-HD SCREW-SPCL 6-32 .46B-IN-LG UNCT 100 NUT-KNRLD-R 1/2-28-THD .094-IN-THK SCREW-TPG 8-16 .625-IN-LG PAN-HD-TORX	28480 00000 00000 28480 28480	0515-0430 ORDER BY DESCRIPTION ORDER BY DESCRIPTION 0590-1611 0624-0598
H6 H7 H8 H9 H10	0824-0520 0824-0644 0515-1403 0515-1384 3050-0071	3 2 2 8 5	4 4 16 2 1	SCREW-TPG 6-19 .5-IN-LG PAN-HD-TORX T10 SCREW-TPG 8-32 .5-IN-LG PAN-HD-TORX T15 SCREW-MACH M4 X 0.7 BMM-LG 90 DEG-TORX SCREW-MACH M5 X 0.8 IOMM-LG 90 DEG-TORX WASHER-FL MTLC NO. 8 .189-IN-ID	28480 28480 28480 28480 28480 28480	0824~0820 0824~0844 0515-1403 0515-1384 3050-0010
H11 H12 H13 H14 H15	3050-0003 3050-0006 3050-1016 0515-0374 0515-0943	3 6 4 3	4 3 12 13	WASHER-FL NM NO. 6 .141-IN-ID .375-IN-OD WASHER-SHLDR NO. 10 .2-IN-ID .5-IN-OD WASHER-FL MTLC 1/2 IN .625-IN-ID SCREW-MACH M3 X 0.5 10MM-LG SCREW-MACH M4 X 0.7 12MM-LG 100 DEG	28480 28480 28480 00000 00000	3050-0003 3050-0006 3050-1016 ORDER BY DESCRIPTION ORDER BY DESCRIPTION
H16 H17 H18 H19 H20 H21	0515-1035 2190-0476 0515-1402 0515-0365 0515-0372 0515-0433	6 9 1 3 2 6	2 2 4 10 9 1	SCREW-MACH M3 8MM-LG TORX T10 WASHER-LK 82 CTSK EXT T NO. 4 .118-IN-ID SCREW-MACH M3 X 0.6 8MM-LG PAN-HD-TORX SCREW-MACH M2 X 0.4 4MM-LG SCREW-MACH M3 X 0.5 8MM-LG SCREW-MACH M4 X 0.7 8MM-LG	00000 28480 28480 00000 00000 00000	ORDER BY DESCRIPTION 2190-0478 0515-1402 ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION
L1	9140-0720	8	1	YOKE	28480	9140-0720
MP1 MP2 MP3 MP4 MP5	01630-00203 01630-64103 01630-44102 01630-04105 01630-04105 01630-84501	5 8 5 4 2	1 1 1 1	PANEL-REAR REAR DOOR COVER REAR FIN TOP COVER POUCH	28480 28480 28480 28480 28480 28480	01630-00203 01630-64103 01630-44102 01630-04104 01630-84501
MP6 MP7 MP8 MP9 MP10	5061-9445 5060-9882 5060-9802 5041-8819 5041-6820	0 7 1 4 7	1 1 1 1	BOTTOM COVER COVER-SIDE STRAP HANDLE 12 CAP-STRP HNDL CAP-STRP HNDL	28480 28480 28480 28480 28480 28480	5061-9445 5060-9882 5060-9802 5041-6819 5041-6820
MP11 MP12 MP13 MP14 MP15	5061-9915 7101-0694 5040-7202 5040-7201 1460-1345	5 1 9 8 5	1 1 4 2	COVER-SIDE PERFORATED BEZEL-FRONT TRIM STRIP-TOP FEET TILT STAND SST	28480 28480 28480 28480 28480 28480	5061-9915 7101-0694 5040-7202 5040-7201 1460-1345
MP16 MP17 MP18 MP19 MP20	3160-0092 54201-00603 54201-60801 5001-0440 5021-5835	3 1 5 1 0	1 1 2 4	FINGER GUARD-FAN SHIELD- POWER SUPPLY SHIELD-ATTENUATOR ASSY TRIM-SIDE STRUT-CÜRNER	28480 28480 28480 28480 28480 28480	3180-0092 54201-00603 54201-60601 5001-0440 5021-5835
MP21 MP22 MP23 MP24 MP25	5021-5806 5021-5805 5040-7221 5041-3170 01630-00601	5 4 2 4 7	1 1 4 1 1	FRAME-REAR FRAME-FRONT STANDOFF R PANEL SWITCH SHAFT SHIELD-POWER SUPPLY PLASTIC	28480 28480 28480 28480 28480 28480	5021-5806 5021-5805 5040-7221 5041-3170 01630-00501
MP26 MP27 MP28 MP29 MP30	5041-2799 0360-2109 8160-0486 0403-0179 54201-01201	1 8 4 0 3	1 5 3 1	KEYCAP-LINE GROUND LUG RFI STRIP-FINGERS BE-CU ZINC PLATED BUMPER FOOT-ADH MIG BRACKET-MOTHER BOARD	28480 28480 28480 28480 28480 28480	5041-2799 0360-2109 8160-0486 0403-0179 54201-01201
MP31 MP32 MP333 MP34 MP34 MP35	01630-01202 01630-01203 0403-0512 54201-94303 54201-94304 54201-94301	6 7 5 6 3	1 10 1 1 1	BRKT CD GDE BRKT CTR GDE PC CARD GUIDE LBL IDENT 54201A (54201A ONLY) LBL IDENT 54201D (54201D ONLY) LABEL-FRONT	28480 28480 28480 28480 28480 28480 28480	01630-01202 01630-01203 0403-0512 54201-94303 54201-94303 54201-94304 54201-94301
MP36 MP38 MP39 MP40 MP41	54200-94304 0510-0043 54200-94305 7121-3659 7121-4002	54 665	1 2 1 1	LABEL-KEYBOARD RETAINER-RING E-R EXT .141-IN-DIA STL LABEL-REAR PANEL LABEL-WARNING MYLAR LABEL-CRT CAUTION	28480 28480 28480 28480 28480 28480	54200-94304 0510-0043 54200-94305 7121-3659 7121-4002

See introduction to this section for ordering information
VI         2090-0066         1         1         TUBE-ELECTRON           W1         8120-0586         4         1         CABLE ASSY 3-CNDCT GRA-JKT 7.82-HM-DD MUSTRALLAYAEW ZEALAND MUSTRALLAYAEW ZEALAND MUSTRALLAYAEW MUSTRALLAYAEW ZEALAND MUSTRALLAYAEW MUSTRALLAYA	Mfr Code	Mfr Part Number
MI         B120-1521         G         I         DUSTRALTAPRED ZEAL BUT         DUSTRALTAPRED ZEAL BUT           MI         B120-1521         G         I         CRAPLE ASSY LARUE 3-CNOCT JGK-JKT           MI         B120-1692         I         CRAPLE ASSY JCANOCT JGK-JKT           MI         B120-1703         G         I         CRAPLE ASSY 3-CANOCT MGP-JKT           MI         B120-2295         4         I         DUSTRALTAPC         CONTINENT           MI         B120-2367         4         I         DUSTRALTAPC         CONTINENT         CAND           MI         B120-2361         3         I         FLAT RIBON ASSY 16-COND 12-IN-LG           MI         B120-23783         8         1         FLAT RIBON ASSY 16-COND 12-IN-LG           MI         B120-23783         3         1         CAPACITOR-FXD 10F-LDX 35VDC TA           A1C1         D1630-66529         6 </td <td>28480</td> <td>2090-0066</td>	28480	2090-0066
MI         8120-1682         CABLE ASSY 18AWG 3-CNDCT JGK-JKT           MI         8120-1682         2         1         CABLE ASSY 3-CNDCT MGP-JKT           MI         8120-1703         6         1         CABLE ASSY 3-CNDCT MGP-JKT           MI         8120-2857         4         1         CHAPLE ASSY 3-CNDCT MGP-JKT           MI         8120-2857         4         1         CHAPLE ASSY 3-CNDCT GRA-JKT           MI         8120-2857         4         1         FLAT RIBBON ASSY 3-CNDCT AGAS-JKT           MI         8120-3785         8         1         FLAT RIBBON ASSY 16-COND 2-HM-LG           MI         8120-3784         7         1         FLAT RIBBON ASSY 16-COND 12-IN-LG           MI         01830-8628         6         1         POWER CARD SET 3-COND ASSEMBLY           MI         01830-8628         6         1         POWER CARD ASSEMBLY           MI         01830-8628         6         1         POWER CARD ASSEMBLY           MI         01830-8648         3         CAPACITOR-KD 10F-KD 10F-HD 3300F 450-10X 35V0C TA           G122         0180-0281         3         14         CAPACITOR-KD 10F-KD 3300F 450-10X 35V0C TA           G123         0180-0281         3         CAPACITOR-KD 10F-KD 3300	28480	8120-0696
M1         B120-1032         Z         1         CABLE ASSY 3-CNUCT MGP-JKT CABLE ASSY 3-CNUCT MGP-JKT           M1         B120-1703         6         1         CABLE ASSY 3-CNUCT MGP-JKT CABLE ASSY 3-CNUCT MGP-JKT           M1         B120-2295         4         1         CABLE ASSY 3-CNUCT MGP-JKT CABLE ASSY 3-CNUCT MGP-JKT           M1         B120-2395         B         1         FLAT RIBON ASSY 16-COND 2-MT-LG DENMARK           M2         B120-3785         B         1         FLAT RIBON ASSY 16-COND 2-MT-LG DENMARK           M4         01630-66529         6         1         POWER CORD SET 3-COND 2-MT-LG DENMARK           M4         01630-66529         6         1         POWER SUPPLY BOARD ASSEMBLY           A1C1         01630-66529         6         1         POWER SUPPLY BOARD ASSEMBLY           A1C2         0180-0291         3         14         CAPACITOR-FXD 10F+102 35VDC TA CAPACITOR-FXD 10F 400VDC           A1C3         0180-6247         8         3         CAPACITOR-FXD 10F 400VDC           A1C5         0180-6347         8         3         CAPACITOR-FXD 10F 400VDC           A1C6         0160-5347         8         3         CAPACITOR-FXD 10F 400VDC           A1C7         0180-6347         8         3	28480	8120-1521
M1         B120-1703         6         1         CABLE ASSY 3-CNOCT MGP-JKT           W1         B120-2286         4         1         UNITED KINGDOM           W1         B120-2867         4         1         UNITED KINGDOM           W1         B120-3785         B         1         FLAT RIBON ASSY 16-COND 12-IN-LG           W2         B120-3785         B         1         FLAT RIBON ASSY 16-COND 12-IN-LG           W4         01830-81301         4         1         WM-SGL BLK           W2         B120-3785         B         1         FLAT RIBON ASSY 16-COND 12-IN-LG           M3         01830-81301         4         1         WM-SGL BLK           M2         D180-0291         3         14         CAPACITON-FXD 1UF+-10X 35VDC TA           A1C2         D180-0291         3         14         CAPACITON-FXD 1UF+-10X 35VDC TA           A1C3         D180-0291         3         10         CAPACITON-FXD 1UF+400VDC           A1C4         D180-5473         1         10         CAPACITON-FXD 1.0UF 400VDC           A1C5         D180-5474         8         3         CAPACITON-FXD 1.0UF 400VDC           A1C6         D180-5473         1         CAPACITON-FXD 1.0UF 400VDC	28480	8120-1692
Image: Subsect of the subsec	28480	8120-1703
M2         M3         B120-3785         B         1         FLAT RIBBON ASSY 16-COND 12-IN-LG           M4         01630-81301         4         1         FLAT RIBBON ASSY 16-COND 12-IN-LG           M4         01630-81301         4         1         FLAT RIBBON ASSY 16-COND 12-IN-LG           M1         01630-81301         4         1         FLAT RIBBON ASSY 14-COND           M1C1         0180-0291         3         14         CAPACITOR-FXD 1UF+-10X 35VDC TA           A102         0180-0291         3         CAPACITOR-FXD 1UF+-10X 35VDC TA           A103         0180-2846         9         3         CAPACITOR-FXD 10UF 400VDC           A104         0180-517         1         CAPACITOR-FXD 10UF 400VDC         CAPACITOR-FXD 10UF 400VDC           A105         0180-517         8         3         CAPACITOR-FXD 10UF 400VDC           A105         0180-517         8         7         CAPACITOR-FXD 10UF 400VDC           A104         0180-5274         8         2         CAPACITOR-FXD 500H 200VDC           A101         0180-3224         8         2         CAPACITOR-FXD 10UF 4-10X 35VDC TA           A101         0180-291         3         CAPACITOR-FXD 10UF 4-10X 35VDC TA           A1011         0180-291 <td>28480</td> <td>8120-2296</td>	28480	8120-2296
M3         B120-3783         7         1         FLAT RIBBON ASSY 14-COND         FLAT RIBBON ASSY 14-COND           M4         01830-81301         4         1         WA-SGL BLK           A1         01830-86529         6         1         POWER SUPPLY BOARD ASSEMBLY           A1C1         0180-0291         3         14         CAPACITOR-FXD 10F+-10X 35VDC TA CAPACITOR-FXD 10F+010X 35VDC TA CAPACITOR-FXD 1.0UF 400VDC           A1C2         0180-0291         3         1         CAPACITOR-FXD 1.0UF 400VDC           A1C3         0180-5473         1         10         CAPACITOR-FXD 1.0UF 400VDC           A1C4         0180-5347         8         3         CAPACITOR-FXD 1.0UF 400VDC           A1C5         0180-5347         8         3         CAPACITOR-FXD 1.0UF 400VDC           A1C4         0180-5347         8         2         CAPACITOR-FXD 1.0UF 400VDC           A1C11         0180-3224         8         2         CAPACITOR-FXD 1.0UF +20X 250VAC (RmS)           A1C12         0160-4982         1         1         CAPACITOR-FXD 1.0UF +20X 250VAC (RmS)           A1C14         0180-0281         3         CAPACITOR-FXD 1.0UF +20X 250VAC (RmS)           A1C11         0180-0281         3         CAPACITOR-FXD 1.0UF +10X 35VAC TA	28480	8120-2957
AIC1         OIB0-0291         3         14         CAPACION-FXD         UIF +-10X         SSVDC TA           AIC2         D180-0291         3         14         CAPACION-FXD         UIF +-10X         SSVDC TA           AIC3         D180-291         3         CAPACION-FXD         UIF +-10X         SSVDC TA           AIC4         D180-5473         1         CAPACION-FXD         OIUF 400VDC           AIC5         0180-5473         1         CAPACION-FXD         OIUF 400VDC           AIC6         0180-5347         8         CAPACION-FXD         OIUF 400VDC           AIC8         0140-0180         5         CAPACION-FXD         OUF 400VDC           AIC10         0180-5347         8         CAPACION-FXD         OUF 400VDC           AIC10         0180-5347         8         CAPACION-FXD         OUF 400VDC           AIC10         0180-3224         8         CAPACION-FXD 100F 400VDC         AIC11           AIC11         0180-4962         1         CAPACION-FXD 100F 250VDC         AIC13           AIC13         0160-4962         1         CAPACION-FXD 100F 400VDC         AIC14           AIC14         0180-0291         3         CAPACION-FXD 100F 400VDC         AIC14	28480 28480 28480	8120-3785 8120-3784 01630-81301
AIC2         0180-0291         3         CAPACITOR-FXD         10% 35VDC TA           AIC3         0180-2846         9         3         CAPACITOR-FXD         30UF+50-10% 35VDC AL           AIC4         0180-5473         1         10         CAPACITOR-FXD         01UF 400VDC           AIC5         0160-5473         1         10         CAPACITOR-FXD         01UF 400VDC           AIC6         0160-5347         8         3         CAPACITOR-FXD         1.0UF 400VDC           AIC8         0140-0180         5         7         CAPACITOR-FXD         1.0UF 400VDC           AIC8         0140-5247         8         2         CAPACITOR-FXD         1.0UF 400VDC           AIC10         0180-5347         8         2         CAPACITOR-FXD         1.0UF 400VDC           AIC11         0180-5247         8         2         CAPACITOR-FXD         200VDC           AIC12         0180-4962         1         1         CAPACITOR-FXD         200VDC           AIC13         0160-4962         1         1         CAPACITOR-FXD         200VDC           AIC14         0180-0291         3         CAPACITOR-FXD         2000PF +-2% 300VDC MICA           AIC18         0140-0180         5	28480	01630-68529
AIC7         0160-5347         6         CAPACITOR-FXD         1.0UF         400VDC           AIC8         0140-0180         5         7         CAPACITOR-FXD         200VPF         +2%         300VDC         MICA           AIC9         0180-5347         8         2         CAPACITOR-FXD         200VPF         +2%         300VDC         MICA           AIC11         0180-3224         8         2         CAPACITOR-FXD         560MF         200VDC           AIC11         0180-3224         8         2         CAPACITOR-FXD         560MF         200VDC           AIC13         0160-4982         1         1         CAPACITOR-FXD         1.0UF         +20VAC           AIC14         0180-0291         3         CAPACITOR-FXD         1.0UF         +-10%         35VDC         TA           AIC18         0140-0180         5         CAPACITOR-FXD         2000PF         +-2%         300VDC         MICA           AIC21         0180-0291         3         CAPACITOR-FXD         1UF         +-10%         35VDC         TA           AIC22         0180-0291         3         CAPACITOR-FXD         1UF         +-10%         30VDC         MICA           AIC22	56289 56289 28480 28480 28480 28480	150D105X9035A2 150D105X9035A2 0180-2946 0160-5473 0180-5473
A1C12       0160-4048       4       1       CAPACITOR-FXD       .022UF +-20%       250VAC (RMS)         A1C13       0160-4962       1       1       CAPACITOR-FXD       1.0UF 250VDC         A1C14       0180-0291       3       CAPACITOR-FXD       1.0UF +-10%       35VDC TA         A1C15       0140-0180       5       CAPACITOR-FXD       2000PF +-2%       300VDC MICA         A1C17       0140-0180       5       CAPACITOR-FXD       2000PF +-2%       300VDC MICA         A1C18       0180-0291       3       CAPACITOR-FXD       2000PF +-2%       300VDC MICA         A1C19       0140-0180       5       CAPACITOR-FXD       2000PF +-2%       300VDC MICA         A1C20       0180-0291       3       CAPACITOR-FXD       10F +-10%       35VDC TA         A1C21       0180-0291       3       CAPACITOR-FXD       10UF +-10%       35VDC TA         A1C22       0160-0164       7       3       CAPACITOR-FXD       10UF +-10%       35VDC TA         A1C24       0180-2946       9       CAPACITOR-FXD       200VDC POLYE       A1C27       0160-0164       7       3       CAPACITOR-FXD       039UF +-10%       30VUC AL         A1C28       0180-0291       3	28480 28480 72136 28480 28480 28480	0180-5347 0160-5347 DM19F20260300WV1CR 0160-5347 0180-3224
A1C17       0140-0180       5       CAPACITOR-FXD       2000PF +-2%       300VDC       MICA         A1C18       0160-5473       1       CAPACITOR-FXD       011F       400VDC       MICA         A1C19       0160-0189       6       1       CAPACITOR-FXD       011F       400VDC       MICA         A1C20       0180-0291       3       CAPACITOR-FXD       1UF       +-10%       35VDC       MICA         A1C21       0180-0291       3       CAPACITOR-FXD       1UF       +-10%       35VDC       TA         A1C22       0160-5473       1       CAPACITOR-FXD       01UF       +-0%       35VDC       TA         A1C23       0140-0180       5       CAPACITOR-FXD       01UF       +-10%       35VDC       TA         A1C24       0160-0164       7       3       CAPACITOR-FXD       039UF       +-10%       200VDC       PUYE         A1C25       0180-2946       9       CAPACITOR-FXD       039UF       +-10%       200VDC       AL         A1C26       0180-0291       3       CAPACITOR-FXD       039UF       +-10%       20VDC PUYE         A1C29       0180-0291       3       CAPACITOR-FXD       039UF       +-10%	28480 C0533 28480 56289 72136	0180-3224 PME 271 M 522 0160-4962 150D105X90355A2 DM19F202G0300WV1CR
A1C22       0160-5473       1       CAPACITOR-FXD       01UF       400VDC         A1C23       0140-0180       5       CAPACITOR-FXD       2000PF       +-2%       300VDC       MICA         A1C24       0160-0164       7       3       CAPACITOR-FXD       030UF       +-10%       200VDC       POLYE         A1C25       0180-2946       9       3       CAPACITOR-FXD       039UF       +-10%       35VDC       AL         A1C26       0180-2946       9       CAPACITOR-FXD       039UF       +50-10%       35VDC       AL         A1C27       0160-0164       7       CAPACITOR-FXD       039UF       +10%       200VDC       POLYE         A1C28       0180-0291       3       CAPACITOR-FXD       039UF       +10%       250VDC       POLYE         A1C30       0180-0291       3       CAPACITOR-FXD       10UF       +10%       35VDC       TA         A1C31       0180-0291       3       CAPACITOR-FXD       01UF       +10%       35VDC       TA         A1C32       0160-5473       1       CAPACITOR-FXD       01UF       +10%       35VDC       TA         A1C33       0160-5473       1       CAPACITOR-FXD <td< td=""><td>56289 72136 28480 72138 56289</td><td>150D105X9035A2 DM19F202G0300WV1CR 0160-5473 DM15F241J0300WV1CR 150D105X9035A2</td></td<>	56289 72136 28480 72138 56289	150D105X9035A2 DM19F202G0300WV1CR 0160-5473 DM15F241J0300WV1CR 150D105X9035A2
A1C27         0160-0164         7         CAPACITOR-FX0         039UF         +-10%         20VDC         PoLYE           A1C28         0160-0164         7         CAPACITOR-FXD         039UF         +-10%         20VDC         PoLYE           A1C29         0180-0291         3         CAPACITOR-FXD         1UF         +-10%         35VDC         TA           A1C30         0180-0291         3         CAPACITOR-FXD         1UF         +-10%         35VDC         TA           A1C31         0180-0291         3         CAPACITOR-FXD         1UF         +-10%         35VDC         TA           A1C32         0160-5473         1         CAPACITOR-FXD         01UF         +00VDC           A1C33         0160-5473         1         CAPACITOR-FXD         01UF         400VDC           A1C34         0140-0180         5         CAPACITOR-FXD         10UF         +-10%         35VDC         TA           A1C35         0180-0291         3         CAPACITOR-FXD         10UF         +-2%         300VDC         MICA           A1C36         0140-0180         5         CAPACITOR-FXD         2000PF         +-2%         300VDC         MICA           A1C37         016	56289 28480 72136 28480 28480 28480	150D105X9035A2 D160-5473 DM19F202G0300WV1CR 0160-0164 0180-2946
AIC32       0160-5473       1       CAPACITOR-FXD       01UF       400VDC         AIC33       0160-5473       1       CAPACITOR-FXD       01UF       400VDC         AIC34       0140-0180       5       CAPACITOR-FXD       2000PF       +-2%       300VDC       MICA         AIC36       0140-0180       5       CAPACITOR-FXD       1UF       +-10%       35VDC       TA         AIC36       0140-0180       5       CAPACITOR-FXD       2000PF       +-2%       300VDC       MICA         AIC37       0160-2202       8       1       CAPACITOR-FXD       70PF       +-5%       300VDC       MICA         AIC38       0180-0291       3       CAPACITOR-FXD       1UF       +-10%       35VDC       TA         AIC39       0180-5473       1       CAPACITOR-FXD       01UF       +-10%       35VDC       TA	28480 28480 28480 56289 56289	0180-2946 0160-0164 0160-0164 150D105X9035A2 150D105X9035A2
AIC37         0160-2202         8         1         CAPACITOR-FXD         75PF         +-5%         300VDC         MICA           AIC38         0180-0291         3         CAPACITOR-FXD         1UF         +-10%         35VDC         TA           AIC39         0180-5473         1         CAPACITOR-FXD         01UF         400VDC	56289 28480 28480 72136 56289	150D105X9035A2 0160-5473 0160-5473 DM19F202G0300WV1CR 150D105X9035A2
	72136 28480 56289 28480 72136	DM19F202G030DWV1CR 0160-2202 150D105X9035A2 0160-5473 DM19F202G0300WV1CR
A1C41         0160-5473         1         CAPACITOR-FXD         01UF         400VDC           A1C42         0160-5473         1         CAPACITOR-FXD         01UF         400VDC           A1C43         0180-0291         3         CAPACITOR-FXD         01UF         400VDC           A1C44         0160-5473         1         CAPACITOR-FXD         1UF         +-10%         35VDC         TA           A1C44         0160-5473         1         CAPACITOR-FXD         01UF         400VDC           A1C45         0180-0291         3         CAPACITOR-FXD         1UF         +-10%         35VDC         TA	28480 28480 56289 28480 56289 56289	0160~5473 0180-5473 150D105x9035A2 0160-5473 150D105x9035A2
A1C46         0180-0291         3         CAPACITOR-FXD         1UF         +-10%         35VDC         TA           A1C47         0180-3046         2         3         CAPACITOR-FXD         1UF         +-10%         35VDC         TA           A1C47         0180-3046         2         3         CAPACITOR-FXD         3300UF         +75-10%         6.3VDC         AL           A1C49         0180-3046         2         CAPACITOR-FXD         3300UF         +75-10%         6.3VDC         AL	56289 28480 28480 28480 28480	150D105X9035A2 0180-3046 0180-3046 0180-3046 0180-3046
A1CR1         1906-0006         9         1         DIODE-FW BRDG 400V 1A           A1CR2         1901-0719         1         2         DIODE-PWR RECT 400V 3A 300NS           A1CR3         1901-0719         1         2         DIODE-PWR RECT 400V 3A 300NS	18546 04713 04713	VE48 MR854 MR854

See Introduction to this section for ordering information

Table 5-2.	Replaceable	Parts	(Conťd)
------------	-------------	-------	---------

Reference Designator	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A1CR4 A1CR5	1906-0224 1901-0028	3 5	1 1	DIODE-FW BRDG 600V 25A DIODE-PWR RECT 400V 750MA DO~29	04713 28480	MDA2506 1901-0028
A1CR5 A1CR7 A1CR8 A1CR9 A1CR9 A1CR10	1901-0050 1901-0050 1901-0050 1901-0050 1901-0050 1906-0051	3 3 3 3 4	10 1	DIODE-SWITCHING 80V 200MA 2NS DO-35 DIODE-SWITCHING 80V 200MA 2NS DO-35 DIODE-SWITCHING 80V 200MA 2NS DO-35 DIODE-SWITCHING 80V 200MA 2NS DO-35 DIODE-FW BRDG 100V 1A	28480 28480 28480 28480 28480 28480	1901-0050 1901-0050 1901-0050 1901-0050 1901-0050 1906-0051
AICRI1 AICRI2 AICRI3 AICRI4 AICRI4 AICRI5	1901-0050 1901-0050 1901-0050 1901-0050 1901-0050 1906-0079	3 3 3 6	1	DIODE-SWITCHING BOV 200MA 2NS DO-35 DIODE-SWITCHING BOV 200MA 2NS DO-35 DIODE-SWITCHING BOV 200MA 2NS DO-35 DIODE-SWITCHING BOV 200MA 2NS DO-35 DIODE-FW BRDG 100V 10A	28480 28480 28480 28480 18546	1901-0050 1901-0050 1901-0050 1901-0050 VJ148X
A1CR15 A1CR17 A1CR18 A1CR19 A1CR19 A1CR20	1901-0050 1901-0050 1906-0239 1906-0263 1906-0262	3 3 0 9	1 1 1	DIODE-SWITCHING BOV 200MA 2NS DO-35 DIODE-SWITCHING BOV 200MA 2NS DO-35 DIODE-CT-RECT 45V 30A RFCT VSK 12 RECT USE 2402	28480 28480 01281 28480 28480	1901-0050 1901-0050 SD-241 1906-0263 1906-0262
A1DS1	1990-0652	8	1	LED-LAMP ARRAY LUM-INT=200UCD IF=5MA-MAX	28480	1990-0652
A1E3	2110-0642	3	1	FUSEHOLDER	28480	2110-0642
A1F1	2110-0056	3	1	FUSE 6A 250V NTD 1.25X,25 UL IEC	75915	312006
A1FL1	9135-0175	6	1	FILTER-LINE	28480	9135-0175
A1H1 A1H2 A1H3 A1H4 A1H5	01830-23201 0403-0285 0515-0372 0515-1025 0515-0374	3 9 2 4 4	1 1 10 1 2	COUPLER-SW EXTN BMPR FT-ADH MTG SCREW-MACH M3 X 0.5 BMM~LG PAN-HD SCREW-MACH M3 X 0.5 26MM-LG PAN-HD SCREW-MACH M3 X 0.5 10MM-LG PAN-HD	28480 28480 00000 00000 00000	01B30-23201 0403-0285 ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION
A1H7 A1H8	2420-0001 3050-0003	5 3	1	NUT-HEX-W/LKWR 6~32-THD .109-IN-THK WASHER-FL NM NO. 6 .141-IN-ID .375-IN-OD	00000 28480	ORDER BY DESCRIPTION 3050-0003
A1L1 A1L2	9140-0624 9100-4192	1 2		INDUCTOR 270UH 10% .725DX.818LG TRANSFORMER-BALUN	28480 28480	9140-0624 9100-4192
AIMP1 AIMP2 AIMP3 AIMP4 AIMP5	1205-0490 2110-0585 1205-0490 1205-0490 1600-1330	9 9 9 9 6	4 1 1	HEAT SINK 6022BS FUSEHOLDER CAP 12A MAX FOR UL HEAT SINK 6022BS HEAT SINK 6022BS STIFFENER-PCB	28480 28480 28480 28480 28480 28480	1205-0490 2110-0565 1205-0490 1205-0490 1600-1330
A1MP6 A1MP7 A1MP8 A1MP9	1205-0489 1205-0489 1205-0480 1205-0486	6 6 9 3	2	HEAT SINK GO21BS HEAT SINK GO21BS HEAT SINK GO22BS HEAT SINK	28480 28480 28480 28480 28480	1205~0489 1205~0489 1205-0490 1205-0490 1205-0486
A1Q1 A1Q2	1854-0827 1854-0827	1 1	2	TRANSISTOR NPN SI TO-220AB PD=100W TRANSISTOR NPN SI TO-220AB PD=100W	04713 04713	MJE-13009 MJE-13009
A1P1 A1P2	1251-7986 1251-3875	9 5	1 3	CONNECTOR-50 CONTACT (MALE) CONNECTOR-MALE	28480 28480	1251-7986 1251-3675
A1R1 A1R2 A1R3 A1R4 A1R5	0757-0394 0757-0394 0698-3615 0757-0367 0757-0367 0757-0367	0 8 7 7	3 1 2	RESISTOR 51.1 1% .125W F TC=0+-100 RESISTOR 51.1 1% .125W F TC=0+-100 RESISTOR 47 5% 2W MO TC=0+-200 RESISTOR 100K 1% .5W F TC=0+-100 RESISTOR 100K 1% .5W F TC=0+-100	24546 24546 27167 28480 28480	C4-1/8-TO-51R1-F C4-1/8-TO-51R1-F FP42-2-TO0-47R0-J 0757-0367 0757-0367
A1R8 A1R7 A1R8 A1R9 A1R9 A1R10	0757-0059 0757-0409 0757-0415 0757-0409 0757-0415 0757-0415	4 6 8 6	1 2 2	RESISTOR 1M 1% .5W F TC=0+-100 RESISTOR 274 1% .125W F TC=0+-100 RESISTOR 475 1% .125W F TC=0+-100 RESISTOR 274 1% .125W F TC=0+-100 RESISTOR 475 1% .125W F TC=0+-100	28480 24546 24546 24546 24546 24546	0757-0059 C4-1/8-T0-274R-F C4-1/8-T0-475R-F C4-1/8-T0-274R-F C4-1/8-T0-274R-F
A1R11 A1R12 A1R13 A1R14 A1R15	0757-0280 0757-0280 0757-0280 0757-0280 0757-0442 0757-0394	33390	4	RESISTOR 1K 1% ,125W F TC=0+-100 RESISTOR 1K 1% ,125W F TC=0+-100 RESISTOR 1K 1% ,125W F TC=0+-100 RESISTOR 10K 1% ,125W F TC=0+-100 RESISTOR 51.1 1% ,125W F TC=0+-100	24548 24548 24546 24546 24546 24548	C4-1/8-T0-1001-F C4-1/8-T0-1001-F C4-1/8-T0-1001-F C4-1/8-T0-1002-F C4-1/8-T0-51R1-F
A1R16 A1R17 A1R18 A1R19 A1R20	0757-0462 0757-0437 0757-0442 0698-8959 0757-04437	3 2 9 3 2	1 3 1	RESISTOR 75K 1% .125W F TC=0+-100 RESISTOR 4.75K 1% .125W F TC=0+-100 RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 619K 1% .125W F TC=0+-100 RESISTOR 4.75K 1% .125W F TC=0+-100	24546 24548 24548 28480 24548	C4-1/8-TO-7502-F C4-1/8-TO-4751-F C4-1/8-TO-1002-F 0898-8859 C4-1/8-TO-4751-F
A1R21 A1R22 A1R23 A1R24 A1R25	0757-0281 0757-0441 0757-0437 0757-0795 0698-3603	4 8 2 5 4	1 1 1 3	RESISTOR 2.74K 1% .125W F TC=0+-100 RESISTOR 8.25K 1% .125W F TC=0+-100 RESISTOR 4.75K 1% .125W F TC=0+-100 RESISTOR 75 1% .5W F TC=0+-100 RESISTOR 12 5% 2W MO TC=0+-200	24546 24546 24546 19701 27167	C4-1/8-T0-2741-F C4-1/8-T0-8251-F C4-1/8-T0-4751-F MF-1/2-T0-75R0-F FP42-2-T00-12R0-J

See introduction to this section for ordering information

Reference Designator	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A1R26 A1R27 A1R28 A1R28 A1R29 A1R30	0698-3603 0698-3603 0757-0442 0757-0288 0757-0468	4 4 9 1 9	1 2	RESISTOR 12 5% 2W MO TC=0+-200 RESISTOR 12 5% 2W MO TC=0+-200 RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 9.09K 1% .125W F TC=0+-100 RESISTOR 130K 1% .125W F TC=0+-100	27167 27167 24546 19701 24546	FP42-2-T00-12R0-J FP42-2-T00-12R0-J C4-1/8-T0-1002-F HF4C1/8-T0-9091-F C4-1/8-T0-1303-F
A1R31 A1R32 A1R33 A1R34 A1R35	0757-0450 0757-0440 0757-0280 2100-3211 0698-8961	9 7 3 7 7	1 2 1	RESISTOR 22.1K 1% .125W F TC=0+-100 RESISTOR 7.5K 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR-TRMR 1K 10% C TOP-ADJ 1-TRN RESISTOR 909K 1% .125W F TC=0+-100	24546 24546 24546 28480 28480 28480	C4-1/8-TO-2212-F C4-1/8-TO-7601-F C4-1/8-TO-1001-F 2100-3211 0698-8961
A1R36 A1R37 A1R38 A1R39 A1R39 A1R40	0757-0283 0698-3160 0757-0442 0757-0459 0757-0468	6 8 9 8 9	1 2	RESISTOR 2K 1% .125W F TC=0+-100 RESISTOR 31.6K 1% .125W F TC=0+-100 RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 56.2K 1% .125W F TC=0+-100 RESISTOR 130K 1% .125W F TC=0+-100	24546 24546 24546 24546 24546 24548	C4-1/8-TO-2001-F C4-1/8-TO-3162-F C4-1/8-TO-1002-F C4-1/8-TO-5622-F C4-1/8-TO-1303-F
A1R41 A1R42 A1R43	0757-0440 0757-0479 0811-1672	7 2 5	1	RESISTOR 7.5K 1% ,125W F TC=0+-100 RESISTOR 392K 1% .125W F TC=0+-100 RESISTOR 3.3 5% 2W PW TC=0+-100	24546 19701 04672	C4-1/8-T0-7501-F MF4C1/8-T0-3923-F BWH2-3R3-J
A1RP1 A1RP2 A1RP3	1810~0488 1810~0488 1810-0488	8 8 8	3	NETWORK-RES 8-SIP4.7K OHM X 4 NETWORK-RES 8-SIP4.7K OHM X 4 NETWORK-RES 8-SIP4.7K OHM X 4	28480 28480 28480	1810-0488 1810-0488 1810-0488
A1RT3	0837-0172	2	1	THERMISTOR DISC 2.5-OHM	15454	SG3
A1RV1 A1RV2	0837-0120 0837-0281	0 0	1	VARISTOR-130VAC VARISTOR-220VAC	28480 28480	0837-0120 0837-0261
A1SW1 A1SW2 A1SW3	3101-2582 3101-2150 3103-0091	6 4 2	1 1 1	SWITCH-SLIDE SWITCH-PB DPDT ALTNG 5A 250VAC SWITCH-THRM FXD +110C 6A OPN-ON-RISE	28480 28480 28480	3101-2582 3101-2150 3103-0091
A1T1 A1T2 A1T3 A1T4 A1T5	9100-4271 9100-4265 9100-4265 9100-4163 9100-4266	8 0 7 1	1 2 1	TRANSFORMER-CONT TRANSFORMER-BASE DRIVE TRANSFORMER-BASE DRIVE TRANSFORMER TRANSFORMER-POWER	28480 28480 28480 28480 28480 28480	9100-4271 9100-4265 9100-4265 9100-4265 9100-4163 9100-4266
A1T6	9100-4267	2	1	CHOKE-COUPLED	28480	9100-4267
A1TP1 A1TP2 A1TP3	1251-3618 1251-3900 1251-7828	6 9 6	1 1	CONNECTOR 2-PIN M POST TYPE CONNECTOR 8-PIN F POST TYPE CONNECTOR-MALE	28480 28480 28480	1251-3618 1251-3900 1251-7826
A1U1 A1U2 A1U3 A1U4 A1U5	1826-0718 1820-2111 1826-0468 1826-0468 1826-0468	0 9 7 7 5	1 1 2 1	IC-MC1404 IC DRVR TTL INV IC COMPARATOR GP 8-DIP-P PKG IC COMPARATOR GP 8-DIP-P PKG IC-TL494	28480 01295 04713 04713 28480	1826-0718 SN75468N MC3423P1 MC3423P1 1826-0565
A1U6	1826-0161	7	1	IC OP AMP GP QUAD 14-DIP-P PKG	04713	MLM324P
A1VR1 A1VR2 A1VR3 A1VR4	1826-0147 1826-0106 1826-0147 1826-0221	9 0 9 0	2 1 1	IC 7812 V RGLTR TO-220 IC 7815 V RGLTR TO-220 IC 7812 V RGLTR TO-220 IC V RGLTR TO-220 IC V RGLTR TO-220	04713 04713 04713 04713 04713	MC7812CP MC7815CP MC7812CP MC7912CT
		****				

## Table 5-2. Replaceable Parts (Cont'd)

See introduction to this section for ordering information

Mfr No.	Manufacturer Name	Address	Zip Cod
C0633	RIFA	BROMMA S	E
S0167	FUJITSU LTD	τοκγο υ	P
00000	ANY SATISFACTORY SUPPLIER		
01121	ALLEN-BRADLEY CO	MILWAUKEE WI	53204
01281	TRW INC SEMICONDUCTOR DIV	LAWNDALE CA	90260
01295	TEXAS INSTR INC SEMICOND CMPNT DIV	DALLAS TX	75222
02111	SPECTROL ELECTRONICS CORP	CITY OF IND CA	91745
02114	FERROXCUBE CORP	SAUGERTIES NY	12477
03888	K D I PYROFILM CORP	₩НІРРАNY NJ	07981
04672	TRW INC PHILADELPHIA DIV	PHILADELPHIA PA	19108
04713	MOTOROLA SEMICONDUCTOR PRODUCTS	PHOENIX AZ	85008
06665	PRECISION MONOLITHICS INC	SANTA CLARA CA	95050
07263	FAIRCHILD SEMICONDUCTOR DIV	MOUNTAIN VIEW CA	94042
18546	VARO SEMICONDUCTOR INC	GARLAND TX	75040
11236	CTS OF BERNE INC	BERNE IN	46711
15454	AMETEK/RODAN DIV	ANAHEIM CA	92806
18324	SIGNETICS CORP	SUNNYVALE CA	94086
19701	MEPCO/ELECTRA CORP	MINERAL WELLS TX	76067
24546	CORNING GLASS WORKS (BRADFORD)	BRADFORD PA	16701
25403	N.V. PHILIPS-ELCOMA DEPARTMENT	EINDHOVEN H	L 02876
27014	NATIONAL SEMICONDUCTOR CORP	SANTA CLARA CA	95051
27167	CORNING GLASS WORKS (WILMINGTON)	WILMINGTON NC	28401
28480	HEWLETT-PACKARD CO CORPORATE HQ	PALO ALTO CA	84304
34335	ADVANCED MICRO DEVICES INC	SUNNYVALE CA	94086
34649	INTEL CORP	MOUNTAIN VIEW CA	95051
56289	SPRAGUE ELECTRIC CO	NORTH ADAMS MA	01247
72136	ELECTRO MOTIVE CORP	FLORENCE SC	06226
75915	LITTELFUSE INC	DES PLAINES IL	80016
80031	MEPCO/ELECTRA CORP	MORRISTOWN NJ	07960

#### Table 5-3. List of Manufacturer Codes

, ( ,

# SECTION 6 SERVICE

## 6-1. INTRODUCTION

The service section provides removal and installation procedures for HP 54201A/D mainframe components and troubleshooting information for isolating faulty circuit boards.

Service Group 6A at the end of this section provides block and component level theory, troubleshooting and schematic information necessary to service the HP 54201A/D power supply board.

#### 6-2. SAFETY CONSIDERATIONS

Read the Safety Summary at the front of this manual before servicing this instrument. Before performing each procedure, review it for cautions and warnings. For example, when working around the power supply and display circuitry, caution should be taken to avoid potentially lethal voltages.

#### 6-3. LOGIC CONVENTION

Logic states are defined as follows:

- 0 False, negated, inactive, or unasserted state.
- 1 True, active, or asserted state.

Voltage levels representing logic states:

LOW (L) – The more negative of two voltage levels. HIGH (H) – The more positive of two voltage levels.

Signals may be either HIGH true, or LOW true, as indicated by the mnemonics on the schematics.

The HP 54201A/D includes both TTL and ECL ICs. Worst case voltage levels for troubleshooting and signature analysis purpose are as follows (IC data sheet specifications may be more accurate):

TT	L Voltage Levels	EC	L Voltage Levels
Level	Voltage	Level	Voltage
LOW HIGH	less than 0.8 V greater than 2.0 V	LOW HI <b>GH</b>	iess than -1.50 V greater than -1.10 V

#### 6-4. ECL ATTRIBUTES

Because ECL inputs are pulled down inside the IC, an unconnected ECL input is LOW. ECL outputs may be tied together in the same way as open-collector TTL outputs. Thus, they may be wire-ANDed or wire-ORed.

# 6-5. REMOVAL AND INSTALLATION OF MAINFRAME COMPONENTS

This section contains removal instructions for the system PC boards and the CRT. Read the Safety Summary at the front of this manual before servicing this instrument. Refer to figure 6-1 for location of HP 54201A/D circuit boards.



Hazardous potentials exist on the power supply, the CRT, and on the display driver board. To avoid electrical shock the following procedures should be closely adhered to. Wait at least three minutes for the capacitors on the power supply and display driver boards to discharge before servicing this instrument. Wear safety glasses!!!

CAUTION

Never install or remove any circuit board with the power switched ON. Component damage may occur!!!

Note

When a board is installed verify that it is fully seated into the connector.



DISPLAY DRIVER BOARD

Figure 6-1. HP 54201A/D Circuit Board Location Diagram (Rear View)

#### 6-6. State Trigger Board Removal (HP 54201D only)

- a. Switch power OFF and disconnect AC power cord.
- b. Loosen two captive screws securing rear door. Remove rear door.
- c. Carefully remove probe cable plugs by pulling on their plastic housing.
- d. Remove four screws securing rear cover and remove cover.
- e. Carefully remove State Trigger board by inserting board puller from HP 54201A/D Product Support Kit into removal holes located at top-center of board.

The State Trigger board can be installed by reversing removal procedure.

#### 6-7. CPU Board Removal

- a. Switch power OFF and disconnect AC power cord.
- b. Loosen two captive screws securing rear door. Remove rear door.
- c. Carefully remove probe cable plugs (HP 54201D only) by pulling on their plastic housing
- d. Remove four screws securing rear cover and remove cover.
- e. Remove two screws securing CPU board to rear panel.
- f. Remove two plastic standoffs and loosen captive screw securing bottom cover.
- g. Carefully tilt instrument on its side and remove bottom cover.
- h. Disconnect two cables from the CPU board that go to keyboard and display driver board.
- i. Carefully remove CPU board by inserting board puller into appropriate removal holes located at the rear of board.

The CPU board can be installed by reversing CPU board removal procedure.

## 6-8. Power Supply Board Removal

#### WARNING

Hazardous voltages are present in the power supply, the CRT, and on the display driver board, even with the main line power switch set in the OFF position and power cord removed. Use extreme caution while servicing the unit with the top cover removed. Wait three minutes for the capacitors on the power supply and display driver boards to discharge to a safe voltage.

# CAUTION

Be certain that the perforated side cover is installed on the right-hand side of the instrument (as you face the front of the unit). If the side covers are mis-installed, insufficient air flow will result and component damage may occur.

- a. Switch power OFF and disconnect AC power cord.
- b. Loosen two captive screws securing rear door. Remove door.
- c. Carefully remove probe cable plugs (HP 54201D only) by pulling on their plastic housing
- d. Remove four screws securing rear cover and remove cover.
- e. Remove two screws securing CPU board to rear panel.
- f. Remove four plastic standoffs and loosen two captive screws securing top and bottom covers, and remove covers.
- g. Loosen screw securing perforated side panel and remove.
- h. Remove two screws attaching handle and side cover to frame. Remove cover.
- i. Carefully tilt instrument on its side and remove four screws holding rear panel to bottom of frame.
- j. Disconnect two cables from CPU board that go to keyboard and display driver boards.
- k. Lay instrument back on its base. Carefully remove State board (HP54201A/D only) and CPU board from frame by inserting board puller into appropriate removal holes located at rear of each board.
- I. CAREFULLY remove power switch shaft with a 1/4 inch wrench.
- m. Remove two screws by line plug and two screws securing rear panel to card cage.
- n. Remove four screws attaching plastic power supply cover and ground strap to top of frame.
- o. Unplug fan from power supply and gently push out on each corner of rear panel from inside of rear panel. Rear panel and fan assembly should remove as one unit.
- p. Remove three screws securing power supply board to card cage bracket.
- q. Pull Power Supply board straight back from motherboard connector and remove from frame.

The power supply board can be installed by reversing removal procedure. See figure 6-1 for card cage slot for each board.

#### 6-9. Analog Board Removal

- a. Switch power OFF and disconnect AC power cord.
- b. Remove two bottom plastic standoffs from rear of instrument.
- c. Loosen captive screw securing bottom cover and remove cover.
- d. Remove two screws securing Analog board to card cage.
- e. Remove three nuts and three washers securing BNC connectors to front panel.
- f. Carefully pry up hybrid heat sink clip from card cage.
- g. Remove 2 screws from front main frame casting which are directly behind input BNC's.
- h. Gently pull analog board back while rocking board from side to side, to separate connector from Motherboard.
- i. Pull Analog board back from Motherboard connector, then rotate Analog board slight clockwise while removing from frame.
- j. Slide ground shield out from under BNC shield at front of Analog board.

The Analog board can be installed by reversing removal procedure.

#### 6-10. Motherboard Removal

- a. Remove State Trigger board (HP 54201D only), CPU board, Power Supply board, and Analog board as detailed previously.
- b. Remove six screws that secure motherboard to keyboard cover.

The Motherboard can be installed by reversing removal procedure.

## 6-11. Keyboard and CRT Removal

# WARNING

Hazardous voltages are present in the power supply, the CRT, and on the display driver board, even with the main line power switch set in the OFF position and power cord removed. Use extreme caution while servicing the unit with the top cover removed. Wait three minutes for the capacitors on the power supply and display driver boards to discharge to a safe voltage.

- a. Switch power OFF and disconnect AC power cord.
- b. Remove four plastic standoffs and loosen two captive screws securing top and bottom covers. Remove covers.

- c. Carefully lay unit in top-down position and remove 4 screws from front panel frame.
- d. Carefully lay unit in bottom-down position.
- e. Carefully pry up and remove top plastic trim strip from front panel frame and remove screws under trim strip.
- f. Slowly peel away two side vinyl adhesive trim strips, being careful not to tear them.

# CAUTION

Discharge the post accelerator lead to the grounding lug ONLY. Component damage will occur if discharged to other areas.

#### Note

The CRT may charge up by itself even while disconnected. Discharge the CRT by shorting the post accelerator terminal of the CRT to the ground lug with a jumper lead before handling.

- g. Short out charge on CRT by connecting a jumper lead between ground lug of CRT and shaft of a screwdriver. Ground lug is at top left corner of CRT and has black wire attached to it. Slip screwdriver under protective rubber cup of post accelerator lead and then momentarily touch screwdriver to metal clip of post accelerator lead.
- h. Disconnect post accelerator lead from CRT by firmly squeezing on rubber cup until metal clip disengages from CRT.
- i. Disconnect cable at rear of CRT neck connecting cathode of CRT to display driver board.
- j. Disconnect two cables connecting four CRT yoke wires to display driver board.
- k. Carefully pull and remove black wire connecting CRT ground lug to display driver board.
- I. Remove 3 BNC nuts and washers from front panel.
- m. Remove keyboard cable from CPU board.
- n. Remove four side screws (two screws on each side) that securing front bezel to frame. These are located under adhesive side trim strips.
- o. Carefully pull front bezel (CRT is attached) away from frame being careful not to scratch bezel or break line switch shaft.
- p. Remove four screws and washers connecting keyboard to front bezel.
- q. Remove four screws and washers connecting CRT to front bezel.

To install the Keyboard and CRT, reverse removal procedure.

#### 6-12. Display Driver Board Removal

- a. Switch power OFF and disconnect AC power cord.
- b. Remove two top plastic standoffs from rear of instrument and loosen captive screw securing top cover to frame. Remove top cover.
- c. Remove two screws connecting handle and side panel to frame. Remove side cover.

# CAUTION

Discharge the post accelerator lead to the grounding lug ONLY. Component damage will occur if discharged to other areas.

#### Note

The CRT may charge up by itself even while disconnected. Discharge the CRT by shorting the post accelerator terminal of the CRT to the ground lug with a jumper lead before handling.

- d. Short out charge on CRT by connecting a jumper lead between ground lug of CRT and shaft of a screwdriver. Ground lug is at top left corner of CRT and has black wire attached to it. Slip screwdriver under protective rubber cup of post accelerator lead and then momentarily touch screwdriver to metal clip of post accelerator lead.
- e. Disconnect post accelerator lead from CRT by firmly squeezing on rubber cup until metal clip disengages from CRT.
- f. Disconnect cable at rear of CRT neck connecting cathode of CRT to display driver board.
- g. Disconnect two cables connecting four CRT yoke wires to display driver board.
- h. Carefully pull and remove black wire connecting CRT ground lug to display driver board.
- i. Remove six screws mounting display driver board to two corner struts and remove board.

To install the Display Driver board, reverse removal procedure.

# 6-13. TROUBLESHOOTING

Troubleshooting faulty circuit boards in the HP 54201A/D is accomplished with covers removed from the HP 54201A/D. All stimulus necessary to troubleshoot the HP 54201A/D is accessed from the keyboard of the HP 54201A/D. No external stimulus is required.

Before entering the troubleshooting procedures, perform all adjustments in Section 4 and execute self-calibration routine 0, 5, and 6 in Section 4.

The HP 54201A/D assembly numbers referenced throughout this section are as follows:

- A1 Power Supply Board Assembly
- A2 Motherboard Assembly
- A3 CPU Board Assembly
- A4 Analog Board Assembly
- A6 Display Driver Board Assembly
- A7 Keyboard Assembly
- A8 State Trigger Board Assembly (HP 54201D only)
- V1 CRT
- L1 CRT Yoke

Service Group 6A at the end of this section provides block and component level theory, troubleshooting and schematic information necessary to service the HP 54201A/D Power Supply board.

These troubleshooting procedures are performed with covers removed from the instrument. Read the Safety Summary at the front of this manual before troubleshooting this instrument.

#### WARNING

Hazardous potentials exist on the power supply, the CRT, and on the display driver board. To avoid electrical shock the following procedures should be closely adhered to. Wait at least three minutes for the capacitors on the power supply and display driver boards to discharge before servicing this instrument. Wear safety glasses!!!



Never install or remove any circuit board with the power switched ON. Component damage may occur!!!

#### Note

When a board is installed verify that it is fully seated into the connector.

## 6-14. Self Test Failures

The following text assumes the self test functional verification routine from Section 3 has failed and all adjustment and self-calibration routines have been performed. Complete self test documentation is given in Appendix A at the end of this manual.

Self test 0 failed - The CPU board most likely failed, but proceed with troubleshooting flowchart to confirm.

Self test 1 failed Chan1, Chan2, Auto scale, or Interpolator test - The Analog board most likely failed, but proceed with troubleshooting flowchart to confirm.

Self test 1 failed State Pod test (HP 54201D only) - A 1-digit decimal number will be displayed indicating which HP 10271A Pod has failed. If a pod fails, first check to see if the pod connector is fully seated into the State board connector and that the pins on the State board connector are not bent.

NUMBER	FAILED POD					
DISPLAYED	2	1	0			
1			N			
2						
3		R				
4						
5	K		<b>N</b>			
6	N.	<b>M</b>				
7	詞		P			

Self test 1 failed State Sequence, Qual/Clk, Occurrence, Restart, or Bit Fault test (HP 54201D only). The state board has most likely failed, proceed with troubleshooting flowchart.

Note

Except for State Occurrence test, all pods must be connected to the HP 54201D for the State and Pod tests to pass.

**Self Test 2 failed -** The Analog board has most likely failed, however, the signal used for the test comes through the rear-panel BNC and originates on the CPU board. Proceed with troubleshooting flowchart to confirm.

**Graphics Test** - This test is accessed from the SYSTEM Test & Service menu. Enter a 3 in the Execute Service field for Hardware Service, then enter 2 in the Execute Hardware Test field to execute the graphics test. When the graphics test is executed, the following graphics pattern will be displayed.

If the graphics are working properly, you should observe a changing checkerboard pattern below. Push RUN/STOP to exit 27 667 П., 1 243 199 1 516 e he . æ. 1. A 100 ÷. 64 2.0 ÷ 7 10 

If this test fails, the failure could be in either the CPU board or in the display system assemblies. Go on to the troubleshooting flowchart procedures.

### 6-15. Board Replacement

After board replacement, there are certain guidlines to follow to assure the new board is properly calibrated to the system. The 6-1 lists the adjustment step from Section 4 to perform when an assembly has been repaired for replaced. Table 6-2 lists the adjustment step from Section 4 to perform if a performance test from Section 3 fails.

After adjustment, always execute front-panel calibration routines 7 and 8 (service defaults), followed by routines 0, 5, and 6 (in this order).

After self-calibration, execute front panel self tests 0, 1, and 2. Table 6-3 lists which adjustments from Section 4 can affect the pass/fail status of the self tests.

	ASSEMBLY EXCHANGED/REPAIRED							
ADJUSTMENT TO PERFORM AFTER REPLACEMENT	A1	A2	A3	A4	<b>A</b> 6	A7	A8	V1/ L1
4-7. Power Supply								
4-8a. Yoke								
4-8b. Display Driver								
4-9a. Offset								
4-9b. Input Comp & Gain						· <b></b>		
4-10. State Trigger								

Table 6-1. Assembly Replacement-to-Adjustment Cross Reference

	ADJUSTMENT STEP					
PERFORMANCE TEST THAT MAY Be affected by adjustment	4-7	4-8a	4-8b	4-9a	4-9b	4-10
3-6. DC Offset				B2523		
3-7. Voltage Measurement						
3-8. Bandwidth						·····
3-9. Time Measurement						
3-10. Trigger Level-Analog				····		
3-11. Trigger Sensitivity						
3-12. Setup Time						
3-13. Hold Time						
3-14. Clock Pulse Width						
3-15. Clock Repetition Rate						
3-16. Minimum Input						
3-17. Threshold Accuracy						

Table 6-2. Performance Test Failure-to-Adjustment Cross Reference

			SELF TEST				
ASSEMBLY	ADJUSTMENT	0	1	2			
Power Supply	4-7	N	N	N			
Display System	4-8	N	N	N			
Analog	4-9a	N	N	N			
	4-9b	N	Y	Υ			
State Trigger	4-10	N	N	N			

Table 6-3. Self-Test/Adjustment Interaction

#### 6-16. Product Support Kit

Table 6-4 is a list of the components contained in the Product Support Kit, HP Part No. 54200-69501 (used with HP 54200A/D and HP 54201A/D).

DESCRIPTION	HP PART NO
PC BOARD EXTRACTOR	0403-0493
STATE BOARD TEST FIXTURE	54200-63801
SERVICE SLOT SUPPORT BRACKET-LEFT	5001-3575
SERVICE SLOT SUPPORT BRACKET-RIGHT	5001-3576
SERVICE SLOT EXTENDER BOARD	01630-66550
ANALOG BD SUPPORT BRACKET-LEFT	5001-3 <b>577</b>
ANALOG BD SUPPORT BRACKET-RIGHT	5001-3578
ANALOG BD SUPPORT BRACKET-FRONT	5001-3579
ANALOG EXTENDER BOARD	5061-6136
SERVICE SOFTWARE *	54200-12001 *
ANALOG BRACKET INSTRUCTIONS *	5958-3781 *
SERVICE BRACKET INSTRUCTIONS *	5958-3782 *
* Used for HP 54200A/D only	

6-17. ANALOG BOARD EXTENDER. The analog board is extended into the service position by using the following steps:

- 1. Set HP 54201A/D power OFF and remove Analog board.
- 2. Install Analog Extender Board and Analog board support brackets into HP 54201A/D as shown in figure 6-2.
- 3. Install Analog board into extender board.

**6-18. SERVICE SLOT EXTENDER.** The Service Slot Extender allows signals from the motherboard to be monitored, and allows the CPU board and State board (HP 54201A/D only) to be extended from the instrument for servicing. Install the extender by using the following steps:

- 1. Set HP 54201A/D power OFF.
- 2. Loosen captive screw securing top cover to instrument and remove cover.
- 3. Insert Service Slot Extender board into connector on motherboard as shown in figure 6-3.
- 4. Carefully pry up and remove top plastic trim strip from front panel frame.
- 5. Install left and right service slot support brackets into instrument as shown in figure 6-3.
- 6. Remove desired board from mainframe and slide into position on service slot extender board.



Figure 6-2. Analog Board Extender Assembly



(<u>\_\_\_\_</u>)

Figure 6-3. Service Slot Extender Assembly

# 6-19. Key-Down Power-Up Reset

Holding any key down during power-up will clear out the display RAM and preset the HP 54201A/D to a predetermined condition. Key-down power-up reset is a very important feature to use to clear the instrument if the instrument experiences a lockup state and will not respond to any key press, or when the display is garbled or nothing is displayed. Hold the key down long enough for the power-up tune to be completed. These preset conditions are:

#### CONDITION

#### SETTING

Auto

TIMEBASE: Sweep mode Time range Reference Delay Autoscale Acquire mode CHANNELS: Mode Range Offset Store mode Labels Coupling

Labels Coupling Probe attenuation Autoscale

TRIGGER:

Mode Source Level Slope Label Autoscale On Event

#### DISPLAY:

Graticule # of graphs Graph sources 1 2 Connect dots Reference lines Accumulate mode Data filter

#### **MEASUREMENTS:**

#### OTHER:

Running HP-IB address/mode Hardcopy device Rear BNC Beeper Setup labels Stored setups Stored waveforms 10 µs Center 0.0 s Period Real time Dual Channel 5.0 V 0.0 V Normal (blank) 1 MΩ dc 1:1 Enabled Analog Channel 1 0.0 V Centered Positive (blank) Enabled 00001 Frame 2 Channel 1 Channel 2 Off Off Disabled On Standard True

Not changed Printer Constant low On (blank) Unprotected Cleared

# STATE SETTINGS:

Trigger [ State ] Define [Assignment]	Status: No Trigger Found TALK ONLY Trigger Mode <mark>[Analog Only</mark>
State Mode <mark>E Normal</mark> Multiplexing <mark>E Off</mark> Label Po A E+	

Figure 6-4. Trigger State Assignment Menu after Key-Down Power-Up Reset

Trigger [ State ] Define [ Sequence ]	Status: No Trigger Found TALK ONLY Trigger Mode <mark>[ Analog Only ]</mark>
In Sequence, find <mark>00001</mark> Occurrences of [any state] then Do Nothing	<mark>[or ]</mark> Trigger Teri
Sequence Restart on no state	
Label> A Base > <mark>[ HEX ]</mark>	
a. XXXXXXX b. XXXXXXX c. XXXXXXX d. XXXXXXX d. XXXXXXX	
·	



# 6-20. Troubleshooting Flowchart

The flowchart given in figure 6-6 will aid in troubleshooting malfunctioning assemblies in the HP 54201A/D. Figure 6-6 is supported by several procedures, figures, and tables following the flowchart, which are not meant to be stand alone aids. Bubbles on the flowchart direct you to the next flowchart entry point and the sheet of figure 6-6 where the entry point is located.



Figure 6-6. HP 54201A/D Troubleshooting Flowchart (Sheet 1 of 5)



, I

Figure 6-6. HP 54201A/D Troubleshooting Flowchart (Sheet 2 of 5)



Figure 6-6. HP 54201A/D Troubleshooting Flowchart (Sheet 3 of 5)



<u> (</u>\_/

K., Z

Figure 6-6. HP 54201A/D Troubleshooting Flowchart (Sheet 4 of 5)



لر

÷,

Figure 6-6. HP 54201A/D Troubleshooting Flowchart (Sheet 5 of 5)

# 6-21. Power Supply Voltage Check

- 1. Disconnect power cord.
- 2. Remove two plastic standoffs from top rear of instrument.
- 3. Loosen captive screw securing top cover and remove top cover,
- 4. Apply power to HP 54201A/D.
- 5. Check dc voltages shown below on power supply test connector A1TP2 (figure 6-7).

SUPPLY VOLTAGE	LIMITS
+15 V	+14.25 to +15.75 V
+12 V	+11.4 to +12.6 V
+5 V	+4.75 to +5.25 V
-2.4 V	-2.16 to -2.64 V
-5.2 V	-5.2 to -5.7 V
-12 V	-11.4 to -12.6 V

6. Adjust VOLT ADJ (A1R34), if required, to bring supplies into limit range.



Figure 6-7. Power Supply Test Points.

## 6-22. Interface Stimulus Test

This test puts the HP 54201A/D in a test loop and allows you to take signatures to detect possible board failures. The display and keyboard must be functional to perform this test. The test requires the HP 5000B Signature Analyzer and the Service Slot Extender board from the HP 54201A/D Product Support Kit.

- 1. Remove two plastic standoffs from top rear of instrument.
- 2. Loosen captive screw securing top cover and remove top cover.
- 3. Loosen two captive screws securing rear door and remove door.
- 4. Carefully remove probe cable plugs (HP54201D only) by pulling on their plastic housing.
- 5. Remove four screws securing rear cover and remove cover.
- 6. Install service slot extender board into service slot on motherboard as shown in figure 6-8.
- 7. Set up the HP 5005B Signature Analyzer as shown in table 6-5.
- 8. Power up HP 54201A/D with key-down power-up.
- 9. Go to SYSTEM menu and select Test & Service submenu. Move blinking cursor to the Execute Service field and enter 3 for Hardware Service.
- 10. Enter 4 in the Execute Hardware Test field to start Interface Stimulus test.

The HP 54201A/D is now in a test loop, and will stay in this loop until the INSERT key is pressed. Verify each signature in table 6-6 by probing the corresponding Service Extender board pin number with the Signature Analyzer probe. If any of the signatures are wrong, the test fails. When completed with the test, press the INSERT key to terminate the test.



Figure 6-8. Service Slot Extender Board

	THRESHOLD		POLARITY		TIMING POD		
FUNCTION					FROM	то	
SIGNATURE QUAL	DATA	ECL	CLK	_	STOP/QUAL (red)	+5V	
	CLOCK	TTL	START	Ţ	START/ST/SP (grn)	s/s	
	ST/SP/QUAL	TTL	STOP	ſ	LTB (yel)	CLOCK	
			QUAL H	I	GND (blk)	GND	

Table 6-5.	HP 5005B	Signature	Analyzer	Setup
------------	----------	-----------	----------	-------

SIGNAL NAME	SERVICE Connector Pin Number	SIGNATURE
GND	40	57P8
-5.2	61	0000
A5	27	2CU4
A4	28	34A5
A3	31	6PF3
A2	32	COP3
A1	33	8AH3
A0	34	F04C
D7	37	C5UU
D6	38	UU5F
D5	41	PFAC
D4	42	6P52
		0700
D3	43	9706
D2	44	CCAF
D1	45	3510
DO	46	464A

Table 6-6. Interface Stimulus Signatures

# 6-23. Display Driver Signals.

Figure 6-9 and table 6-7 are used in conjunction with flowchart figure 6-6. To check signals in figure 6-9, the top cover must be removed. To check neck pin signals in table 6-7, remove the left side cover and check signals from rear of display driver board.



Figure 6-9. Display Driver Board-to-CPU Board Ribbon Cable (W2)

		WIRE	SIGNAL
CRT Neck Pins		Blue Red Black Brown Yellow Green	0 to 400 Vdc 500 to 800 Vdc (700 Vdc typical) 0 Vdc 12 Vdc (13.2 Vdc typical) 48 to 82 Vdc 0 Vdc
Yoke	{	Blue Red Yellow Green	<pre>Dynamic video signals. Check for activity on these lines.</pre>
		Post Accelerator to 12 kVdc (10 k	(large red wire to CRT body) is 8 kVdc Vdc typical)

Table 6-7. Display Driver Board to CRT Signals

#### 6-24. Keyboard Test

This test verifies the functionality of the keyboard. The text follows along with flowchart figure 6-6.

- 1. Power up the HP 54201A/D with key-down power-up.
- 2. Go to SYSTEM menu and select Test & Service submenu. Move blinking cursor to the Execute Service field and enter 3 for Hardware Service.
- 3. Enter 3 in the Execute Hardware Test field to start keyboard test.
- 4. The HP 54201A/D should now display all the front-panel keys as shown in figure 6-10. Press each key on the keyboard. The keys that are working properly will disappear from the screen when pressed.



Figure 6-10. Hardware Service Keyboard Test Display

If a key or keys are not working, check if an entire row or column of keys is not working. Row and column assignments are shown in table 6-8. If a row or column is bad, remove the CPU board from the mainframe and install in the service slot (figure 6-11). Then continue with flowchart figure 6-6 procedure.

	COLUMN							
ROW	0 (KBCO)	1 (KBC1)	2 (KBC2)	<b>3</b> (KBC3)	<b>4</b> (KBC4)	5 (KBC5)	6 (KBC6)	7 (KBC7)
1	CURSOR	SYSTEM		DISPLAY	TRIG	CHAN	TIME	
(KBR1)		3131 EM	STATUS	DISPLAT	TREG	CHAN		
2		сору	ERASE	SAVE	RECALL			
(KBR2)		COFT	LNASL	JAVE				
3	CURSOR	CURSOR	7	8	9	sec Volt	RUN STOP	
(KBR3)		*	,					
4	PREV		4	5	6	msec mV	AUTO SCALE	
(KBR4)	FREV		- <del>1</del>					
5	ECL	NEXT	1	2	3	μsec	TTL	
(KBR5)	LUL	NEAT						
6		INSERT	CLEAR ENTRY	0		CHS	nsec	(Blue)
(KBR6)		TNOEKI			-			(2:30)

Table 6-8. Keyboard Row/Column Assignments



Figure 6-11. CPU Board Extended in Service Slot

	SIGNAL	SIGNAL L	OCATION
{	KBR1	A3U93-14	A3J7-7
	KBR2	A3U93-13	A3J7-3
	KBR3	A3U93-12	A3J7-1
Row { Signals	KBR4	A3U93-11	A3J7-9
	KBR5	A3U93-10	A3J7-11
	KBR6	A3U93-9	A3J7-13
ſ	квсо	A3U92-38	A3J7-5
	KBC1	A3U92-39	A3J7-4
	KBC2	A3U92-1	A3J7-2
	КВСЗ	A3U92-2	A3J7-6
Column {			
Signals	KBC4	A3U92-5	A3J7-8
	KBC5	A3U92-6	A3J7-14
	KBC6	A3U92-7	A3J7-12
l	KBC7	A3U92-8	A3J7-10

Table 6-9. Keyboard Signals

A3U92, U93, and J7 are shown in figure 6-11. Pin 1 is at lower right of all IC's when oriented as shown. Pin 1 of J7 is by triange on connector body. Even pins of J7 are nearest the circuit board and odd pins are away from circuit board.

A signal of 195.3 Hz TTL (5.12 ms period), 640  $\mu$ s negative pulse width should be on all KBR (keyboard row) lines at all times. This signal is present on KBC (keyboard column) lines only when key attached to specific KBC line pressed. See table 6-8 for key row and column assignments and figure 6-13 for keyboard schematic diagram.

# SERVICE GROUP 6A POWER SUPPLY

#### 6A-1. INTRODUCTION

This Service Group contains block and component level theory, troubleshooting and schematic information necessary to service the HP 54201A/D power supply. Service group 12A is separated into two sections: theory and troubleshooting.

#### **6A-2. SAFETY CONSIDERATIONS**

WARNING

Hazardous potentials exist on the power supply, the CRT, and on the display driver board. To avoid electrical shock the following procedures should be closely adhered to. Walt at least three minutes for the capacitors on the power supply and display driver boards to discharge before servicing this instrument. Wear safety glasses!!!

Several parts of the power supply have lethal voltage and current potentials associated with them. Primary filter capacitors C10 and C11 are very large and have 300 volts across them, + or - 150 Vdc to ground. This provides a great deal of potential energy. With their respective bleeders R4 and R5, the discharge time constant is 60 seconds so even with the supply turned OFF it can be dangerous! Therefore, wait at least three minutes for the supply to discharge before servicing.
# 6A-3. SPECIFICATIONS

The power supply used in the HP 54201A/D is a switching power supply that converts the AC line input to six regulated DC voltages. Table 6A-1 contains individual specifications for each voltage.

115 volt range: 90 to 127 VAC Input Imax = 4 Amps 230 volt range: 180 to 253 VAC Input Imax = 2 Amps Frequency Range: 48 to 66 Hz in either voltage range.		
OUTPUT		
Volts	% Tolerance	Maximum Current (Amps)
+15	5	0.8
+12	5	0.25
+5	5	6.0
-2.4	10	8.0
-5.2	-5, +10	25.0
		0.25

Table 6A-1. Po	wer Supply Specificat	ions
----------------	-----------------------	------

# 6A-4. POWER SUPPLY BLOCK DIAGRAM (figure 6A-1)

The HP 54201A/D power supply is separated into three basic sections; Primary, Control and Secondary. The following is a brief outline of each section.

**PRIMARY SECTION.** The primary section is responsible for providing a rectified and conditioned switching source of approximately plus and minus 150 VDC, along with transformation for control power. The primary section also provides protection to the supply from AC input surge current and overvoltage conditions.

**CONTROL SECTION.** Control voltage generation, modulation and switching are the main functions of the control section. However, LED failure indication and failure execution is also a function of this section.

**SECONDARY SECTION.** The secondary section is responsible for filtering, rectification and feedback for the DC power supplies. Also, this section outputs all of the supplies to the test connector and the motherboard.

#### 6A-5. POWER SUPPLY THEORY OF OPERATION

The theory of operation gives detailed operation of the circuitry on the power supply board. Refer to power supply Schematic 6A-1.

#### 6A-6. Primary Section

The power supply begins operation when the power switch (SW2) is turned ON providing AC line to FL1 which filters the AC for radio frequency interference (RFI). According to the setting of the line select switch (SW1), the primary section will operate in two modes, either 115 VAC or 230 VAC.

**6A-7. 115 VAC OPERATION.** Notice the way that the neutral line is wired to the primary output of the bridge rectifier (CR4), only two of the diodes of CR4 are used. These are the two that connect to the AC line input of CR4. This configuration produces  $\simeq$ 300V across the + and - outputs of CR4. During the 115 VAC mode this circuitry forms a half wave voltage doubler. Furthermore, while in the 115 VAC mode the primaries of T1 are in parallel so there is 115 VAC across each primary. The outputs of T1 are in parallel and have the same voltage across them during either the 115 or 230 VAC modes.

**6A-8. 230 VAC OPERATION.** When SW1 is in the 230 VAC mode, all four diodes in the bridge rectifier (CR4) are used. However, the voltage across the + and - outputs of CR4 is still  $\simeq$ 300V. During the 230 VAC mode this circuitry forms a full wave rectifier. While in the 230 VAC mode the primary inputs of T1 will be in series and still have 230 VAC across each primary winding.

The varistors RV1 and RV2 on the primary side of T1 are for transient suppression. The thermistor, RT3, provides surge current protection for CR4.

6A-9. SURGE CURRENT PROTECTION. Because input filter capacitors C10 and C11 are connected directly across the rectified line, a form of surge current protection is provided to limit line surges during turn on. RT3 provides this protection.

**6A-10. RFI SUPPRESSION.** RFI is generated by unwanted frequency energy caused by the switching components in the power supply. Inductors L2 (balun) and L1 prevent this radio frequency interference from being conducted back into the AC line.

# 6A-11. Control Section

The control section mainly consists of the circuitry needed to control the operation of the pulse width modulator (PWM). Also covered is the error detection and execution circuitry needed to control modulation.

**6A-12. PWM OVERVIEW** (figure 6A-2). A pulse width modulator (PWM) requires four signals for proper modulation: a reference voltage, a feedback from the output to compare with the reference voltage for error detection, feedback current from the output for output current limiting, and a predetermined switching frequency.



Figure 6A-2. Functional Block Diagram of a PWM

A PWM modulates it's output transistors pulse width (ON time) according to the demands of the system. In this manner it controls the amount of current each switching transistor delivers and therefore controls the power. The PWM configuration used by this supply is for push-pull modulation. Push-pull modulation means that each internal open collector output transistor is turned ON alternately by the pulse-steering flip-flop. This configuration is determined by the output control input (OC) pin 13 being tied to the PWM's internal 5V reference regulator, pin 14.

**6A-13. MODULATION CONTROL.** If the +5V feedback voltage at pin 1, U5, is higher than the reference voltage at pin 2, the PWM determines that the output voltage is too high. It then reduces its output transistors pulse widths to within limits.

**6A-14. PWM SOFT START.** When AC is switched ON, capacitor C21 has not charged. This forces the dead-time control input, pin 4 of U5, to follow the 5V reference regulator output, pin 14. Note, when dead-time is high, both outputs are disabled (100% dead-time). While C21 is charging through RP2 (pins 5 and 6), the output pulse widths are allowed to modulate slowly until dead-time is low and 100% modulation is allowed. Soft start is used to prevent large current surges which may occur on power up. Also, a soft start prevents a false signal, possibly created by the control circuitry, from resetting the PWM during power up.

**6A-15. PWM SWITCHING FREQUENCY.** The 42 KHz internal oscillation frequency of the PWM is determined by the RC time constant of R21 and C22 connected to pins 6 and 5 of U5. Therefore, each open collector output transistor (pins 8 and 11) is turning ON and OFF alternately at about 21 KHz.

**6A-16. CURRENT SWITCHING OPERATION** (schematic 6A-1). The open collector outputs, pins 11 and 8 of U5, are complementary and non-overlapping. For zero on-time (zero modulation time), both outputs are high. As demand increases, each output stays low (at different times, non-overlapping) for a longer period until one is going high as the other is going low or until one of the feedback signals limits the pulse duration. Each output is inverted through U2F,G, another open collector device, and alternately causes changing current through the primaries of T2 and T3. These transformers alternately turn Q1 and Q2 ON and OFF which causes the current in the primary of T5 to alternate.

The signals CC1 and CC2 (from U2B,C) prevent or delay the switching of Q1 and Q2. For example, suppose the following condition exists. The power supply is experiencing a heavy demand and must allow close to 100% modulation to meet it. Q1 has turned ON per the request of the PWM and has pulled the one node of T5 to the + primary voltage. Then the PWM tells Q1 to turn OFF and Q2 to turn ON. Q2 can turn ON immediately, but Q1 cannot turn OFF that quickly because of charge storage. The CC2 signal is a feedback signal from the secondary of T5 senses this condition and and will not allow Q2 to turn ON until Q1 turns OFF and the voltage on the secondary of T5 stabilizes. To allow Q2 to turn ON sooner would have the effect of shorting the + primary voltage to the - primary voltage for a short period of time (an enormous waste of power not to mention damage to components).

## 6A-17. Control Power Supply

As soon as AC is switched ON, CR1 rectifies AC and starts charging C3, a ripple filter for the 12 volt regulator VR1. The output of VR1 lags the input by about 1 V on power up until it stabilizes at +12 V. VR1 is the power supply for +12C (a control power supply used only on the power supply board). +12C supplies U1 which is the +5 reference source (+5REF).

#### 6A-18. PWM Failure Modes

**6A-19. PWM FAILURE EXECUTION.** There are seven failure execution circuits in the HP 54201A/D power supply. One of these failures, -5.2 current limit, affects the current limit input, U5 pins 15 and 16, of the PWM. Four of the failures affect the Compensation/PWM Comparator input (COMP) pin 3, U5. The COMP input must be allowed to float during normal operation. If an error occurs with the +5 or -2.4 current limit, primary current limit, or thermal shutdown pin 3 will be pulled high and the PWMs' output transistors will be shut OFF. Two of the failures, +5 and -5.2 overvoltage act directly on the drive lines to the Primary Base Drive Transformers.

Several of these failures have LED indicators which indicate the nature of the failure.

**6A-20. PWM CURRENT LIMITING.** This power supply uses fold-back current limiting (figure 6A-3). The actual current limit value is determined by sensing the DC voltage developed across the internal resistance of T6 pins 2,11 and 3,10 (T6 contains six internal inductors). Current limiting of the -5.2V supply works by developing a voltage across C20 that is equivalent to the maximum load current times the internal resistance of T6 pins 2,11 and 3,10. The voltage across C20 is then compared to the reference voltage at pin 15 of U5. The foldback of the maximum current limit value is determined by the decrease in the voltage across R17. When the voltage across R17 decreases, the voltage required across C20 also decreases. The decrease across C20 causes the PWMs internal comparator to go more positive and reduce modulation until the -5.2 output voltage across R16 increases, allowing C20 to charge to the value of the reference voltage.



Figure 6A-3. Foldback Current Limiting

**6A-21.** +**5 CURRENT LIMIT.** This circuit also operates similarly to the PWM except: the DC component is taken from T6 pins 1 and 12; C43 sets the current limit value; R36 sets the foldback limit; and P/O RP3 pins 4 and 3 adjust the foldback limit. When current limit occurs, pin 14 of U6D goes high and biases CR17, which makes pin 3 of U5 more positive and reduces modulation.

**6A-22. -2.4 CURRENT LIMIT.** This circuit operates similarly to the PWM except: the DC component is taken from T6 pins 4 and 9; C45 sets the current limit value; P/O RP3 pins 5 and 6 set the foldback limit; and R40 adjusts the foldback limit. When a current limit occurs, pin 8 of U6C goes high and biases CR16, which makes pin 3 of U5 more positive and reduces modulation.

**6A-23. U3 AND U4 OPERATION.** U3 and U4 are overvoltage sensors. U3 and U4 will turn ON LEDs if an error condition is detected, and both will generate SHUTDOWN. U3 and U4 work in the following manner. When the voltage at pin 2 exceeds the voltage at pin 7 by 2.6 volts, the output pin 8 latches high to turn ON the failure LED and generate SHUTDOWN. The capacitor on pin 3 and pin 4 of U3 and U4 determine the minimum amount of time that an error must exist before they turn ON, thus providing transient protection.

**6A-24. PRIMARY CURRENT LIMIT.** U4 detects an error via T4. The primary side of T4 is in the return loop of the minus primary voltage for the switching transistors. The change of current through the primary of T4 establishes a voltage drop in the secondary, rectified by CR10, divided by R14 and R15, and detected at pin 2 of U4. If the voltage at pin 2 of U4 is greater than 2.6 volts, (a slight delay is provided by C19), U4 latches and turns ON the primary current limit LED "PL" and sets SHUTDOWN high which turns OFF U5.

**6A-25.** THERMAL SHUTDOWN. The circuitry for U3 detects an over temperature condition and generates SHUTDOWN. A normally closed thermal switch (SW3) is mounted on heatsink MP9. When the heatsink exceeds 105 C, the thermal switch opens and U3 detects an error. When pin 8 latches high, the thermal shutdown LED "TH" is turned ON. Then SHUTDOWN is generated and U5 is turned OFF.

**6A-26. +5 OVERVOLTAGE.** An overvoltage failure occurs when the +5 volt supply exceeds 6 volts making the voltage at pin 3 of U6A greater than the 5V reference on pin 2. This in turn makes pin 1 of U6A go high forcing two operations to occur. The first operation biases CR13 which keeps pin 3 of U6A high regardless of the overvolt condition. The second operation biases CR11, thus making the outputs of U2A, U2D and U2E low. With U2E low, the "OV" (overvoltage) LED (P/O DS1) goes ON indicating an overvoltage failure. Furthermore, with U2A and U2D low, U2F and U2G are be unable to deliver a switching frequency to the base drive transformers. This turns OFF the supplies. Note, that if an overvoltage failure occurs, the power must be cycled OFF/ON in order to reset the overvoltage circuitry.

6A-27. -5.2 OVERVOLTAGE. Except for polarity considerations, the -5.2 overvoltage circuitry operates the same as the +5 overvoltage circuit. This circuit turns OFF at -6.2 volts.

## 6A-28. Secondary Section

**6A-29. +5, -5.2, AND -2.4 SECONDARIES.** Three of the four switching supply secondaries operate relatively the same. The +5 supply will be used as an example of their operation.

The alternating voltage in the center tapped secondary of T5 is full wave rectified by two Schottky diodes (CR20) mounted on a heatsink (MP9). The R27/C28 combination is a snubber network that limits the dv/dt to protect the diodes. CC1 and CC2 (cross conduction 1 and 2) prevent both switching transistors from being ON at the same time and shorting the + and - primary voltages together. P/O T6 and C49 are the filter for the supply. The LED "NORM" being ON indicates that the supply is operating properly.

Except for polarity and the lack of an LED indicator, the -2.4 and -5.2 supplies are the same as the +5 supply.

**6A-30.** +15, +12, AND -12 SECONDARIES. The alternating voltage of T5 is full wave rectified by CR15. R24 and C23 form a snubber network to protect CR15. P/O T6, C25 and C26 filter the outputs of CR15 before they are regulated by VR2, VR3 and VR4. The outputs of the regulators are filtered by C29-31 before the +15, +12 and -12 voltages are supplied to the motherboard.

## 6A-31. LED FAILURE INDICATIONS

Figure 6A-4 is a flow chart that guides the user to the faulty circuit(s) indicated by a power supply failure LED.

## 6A-32. MNEMONICS

Signals on the HP 54201A/D power supply board have been assigned mnemonics that describe the function of the signal. A prefix letter (H, or L) is used to indicate the active state of the signal and the remaining letters indicate its function. An "H" prefix indicates that the function is active in the "high" state; an "L" prefix indicates that the function is active in the "low" state. The following table is a listing of the mnemonics used on the schematic.

Mnemonic	Description
+12VC	+12 V Control. This is the control voltage used throughout the supply. If +12C is not in regulation, the supply will not operate properly.
CC1,2	Cross Conduction 1 and 2. Complementary signals used to prevent both switching transistors from being ON at the same time.
NORM	Normal. When this LED is ON, the power supply is working correctly.
ov	Over Voltage. When this LED is ON, either the +5 or -5.2 volt supply has exceeded its voltage limits. When asserted, the PWM U5 will be shut OFF.
PL	Primary Limit. When this LED is ON, a non-linear surge in current has occurred in the primary section. When asserted, the PWM U5 will be shut OFF.
PWM+5VREF	Pulse Width Modulator +5V Reference. A +5 volt reference from U5 internal reference regulator.
+5VRET	Return +5V. The voltage on this line is the DC component of the +5 volt supply. It is used to set the current foldback limit of the +5 current limit circuit.
-2.4VRET	Return -2.4V. The voltage on this line is the DC component of the -2.4 volt supply. It is used to set the current foldback limit of the -2.4 current limit circuit.
-5.2VRET	Return -5.2V. The voltage on this line is the DC component of the -5.2 volt supply. It is used by the PWM U5 to set the foldback current limit of the -5.2 volt supply.
SHUTDOWN	This signal is generated in several places and is responsible for turning OFF the PWM U5 by pulling pin 3 high.
ТН	Thermal. Thermal switch SW3 opens when the internal temperature of the supply is greater than 105 degrees C. When the TH LED is ON, PWM U5 is turned OFF.

Table 6A-2. Mnemonics



Figure 6A-5. Power Supply Board Component Locator

# APPENDIX A SELF TEST DOCUMENTATION

## A-1. INTRODUCTION

This section provides a brief explanation of how the HP 54201A/D Self Tests work and the portions of circuitry they check. The tests are accessed by selecting the HP 54201A/D front panel SYSTEM Self Tests menu or by executing the System TEST command over HP-IB. The Self Tests, resident in ROM, are a series of tests that confirm proper function of the mainframe hardware and firmware. While the Self Tests provide the user with a confidence level of greater than 90%, it does not verify the critical specifications given in table 1-1 of Section 1. Perform The Performance Tests test for complete instrument compliance to these critical specifications.

#### A-2. SELF TEST 0 - CPU/MEMORY

The CPU/Memory Self Test consists of three tests for the CPU board:

- Control Test
- ROM Test
- RAM Test

Control Test. The Control Test consists of a timing test and an HP-IB test.

Timing Test: The CPU board has a circuit with five counters that are preset to a value and then are started counting simultaneously. After a loop count is decremented to zero, the five counters are stopped, and the value of each counter is checked against a final value. If any of the counters do not equal this final value, the error message **FAILED Control test-U61** is displayed.

HP-IB Test: The HP-IB test is only performed if Self Test 0 was requested from the front panel of the HP 54201A/D. If Self Test 0 is requested over the HP-IB bus, this portion of the test is skipped since it will change status of the bus. The HP-IB test resets the HP-IB circuitry on the CPU board and returns the instrument to Local mode. The circuitry is then set to Listen-only and checked to see if the instrument is in Listen-only mode, then the circuitry is set to Talk-only and checked to see if the instrument is in Talk-only mode. If either portion of the test fails the error message **FAILED Control test-HPIB** is displayed.

If both portions of Self-Test 0 pass, the message PASSED Control test is displayed.

**ROM Test.** The ROM test performs 16-kbyte checksums of the CPU board ROMs. If the checksum result is different than the checksum stored in ROM7, then the following message is displayed:

#### FAILED ROM test #XX Checksum:YY Was:ZZ

where XX = ROM #(0-7)

- YY = Correct checksum stored in ROM7
- ZZ = Checksum calculated by this test

If no ROM errors are detected the message **PASSED ROM test** is displayed. The ROM test only reports the first error found.

**RAM Test.** The RAM test verifies read/write performance for the 64-kbyte dynamic RAM, the 8-kbyte static waveform/setup RAM (A3U38), and the 8-kbyte RAM (A3U39) which contains 2-kbyte of calibration factors. All three RAM groups are on the CPU board and are tested in the same manner. If the rear-panel switch on the HP 54201A/D is set to the Protected position, the 2-kbyte portion of the calibration factor RAM is not tested.

The RAMs are tested by writing a 2-kbyte block of rolling 1's pattern. The block is then read and if all bytes are the same as written in, the next block is tested by rewriting the data. If there is a failure, the test is stopped and the following error message is displayed:

## FAILED RAM test XXX At Loc: ddddH Wrote:YY Read:ZZ

where: XXX = RAM identifier (U39, U38, or 64K) dddd = Location in RAM (0-1FFF,0-1FFF, 0-FFFF) YY = Value written to RAM ZZ = Value read from RAM

If there were no RAM errors, the message **PASSED RAM test** is displayed. The RAM test only reports the first error found. Stored waveforms and setups are not altered by this test.

# A-3. SELF TEST 1 - ACQUISITION/TRIGGER

The Acquisition/Trigger Self Test consists of four tests for the Analog board in the HP 54201A/D and an additional six tests for the State board in the HP 54201D. These tests are:

ACQUISITION BOARD

- Channel 1 Test
- Channel 2 Test
- Auto scale Test
- Interpolator Test

STATE BOARD (HP 54201D only)

- State Pod Test
- State Sequence Test
- State Qualified Mode/Clock Test
- State Occurrence Test
- State Restart Test
- State Bit Fault Test

#### A-4. Analog Board Self Tests

**Channel 1 and Channel 2 Tests.** These tests check each channel's gain and offset capability. Several voltage ranges are tested. At each voltage range the offset D/A converter output from the Analog board is set to 1/4 of the set voltage range. This voltage value is then checked for allowable error margin. A q level is defined to be 1/64 of the voltage range.

RANGE CHECKED		ALLOWABLE <u>Error</u>			
40	mV	]	±8	q	levels
80 160 400	mV mV mV	}	±4	q	levels

Auto Scale Test. The offset D/A converter on the Analog Board is configured to fluctuate six times about a trigger level, thereby causing six trigger signals. Frequency counters count the number of triggers. If the count does not match the six triggers generated, the text fails.

**Interpolator Test.** The offset D/A converter on the Analog Board is configured to fluctuate many times about a trigger level, thereby causing trigger signals. The time from trigger point to the next system clock is then checked to see if the time is within a maximum and minimum value.

# A-5. State Board Self Tests

For all of the State board tests, input conditions (states) are simulated by setting pod threshold levels to their maximum high level (+9.9 V) or their maximum low level (-9.9 V). For example, if pod 1 threshold is set to +9.9 V, then all of the data inputs from pod 1 will appear low (0). Conversely, if pod 2 threshold is set to -9.9 V, then all of the data inputs from pod 2 will appear high (1).

Clock inputs are simulated by two different methods. One way is by toggling threshold levels. When this method is used, all data inputs from that pod must be "don't cares". In addition, the number of clocks generated by toggling one time is indeterminate. With the pods left open and floating, the toggling of thresholds causes ringing which produce multiple clocks for each transition of the pod threshold. The second method of generating clocks is achieved through special test circuitry and software and the clocks are called CPU clocks.

#### Note

Except for the State Occurrence test, all pods must be connected to the HP 54201D for the State tests to pass.

**State Pod Test.** This test sets all of the pods to their low level and then checks to see if the inputs appear high. All pods are then set to their high level and checked to see if the inputs appear high. If the State Pod Test fails, a one-digit decimal number will be displayed indicating which HP 10271A Pod has failed.

NUMBER	FAILED POD			
DISPLAYED	2	1	0	
1				
2				
3				
4				
5				
6		R		
7				

State Sequence Test. The following is the sequence specification which is tested:

```
In Sequence
find [a]
then [b]
then [c]
then Count [00003] occurrences of
[d]
```

Sequence Restart on [no state]

[ OCT ] a = 000777777 b = 777000777 c = 777777000 d = 777777777

Input states are simulated by setting pod thresholds appropriately. After each change of input state, a CPU clock is generated. After each CPU clock, the test program checks to see if a trigger has been generated. The test begins by setting the condition up so that state "d" is present (all pod thresholds low). The test continues changing states in the following order:

1.	d	then	clock	
2.	С	then	clock	
3.	b	then	clock	
4.	a	then	clock	(first state found)
5.	d	then	clock	
6.	с	then	clock	
7.	b	then	clock	(second state found)
8.	а	then	clock	
8.	d	then	clock	
10.	С	then	clock	(third state found)
11.	b	then	clock	
12.	а	then	clock	
13.	d	then	clock	(fourth state found first time)
14.	С	then	clock	
15.	b	then	clock	
16.	a	then	clock	
17.	d	then	clock	(fourth state found second time)
18.	С	then	clock	
19.	b	then	clock	
20.	а	then	clock	
21.	d	then	clock	(fourth state found third time)

The trigger should be generated only after the sixth time state "d" is present. If the trigger is generated before, after, or not at all, the test will fail.

State Qualified Mode/Clock Test. The following is the sequence specification which is tested:

In Sequence, Qualify on Slave Clock, then find [00001] Occurrences of [ any state ]

All data inputs are "don't cares" in this test and pod thresholds are toggled to generate clocks. This test involves six parts in which both master and slave clocks are assigned all edges of each clock. The following are the combinations tested:

	Master Clock	Slave Clock
a.	L↓	зĻ
b.	L∱	J†
c.	J↓	ĸ↓
d.	Jţ	K∱
e.	кĻ	L↓
f.	κŧ	LŤ

Each part of the test involves clocks generated in this order:

- 1. Master clock
- 2. Master clock
- 3. Master clock
- 4. Slave clock (qualifier)
- 5. Master clock (trigger events)

The test program checks for a trigger after each master or slave clock. The trigger should be generated only after the master clock which follows the slave clock (step #5). If it occurs at any other time or not at all for any of the six parts of this test (a through f), the test will fail.

State Occurrence Test. The following is the sequence specification which is tested:

In Sequence, find [65535] Occurrences of [ any state ]

This test doesn't use any of the inputs or clocks from any of the pods. CPU clocks are generated to simulate each occurrence of "any state". The test program begins by generating 65,534 clocks and then checks to see if a trigger had occurred as a result of any of the past clocks. If the test detects a trigger at this point, then the test will fail, since the number of occurrences specified is 65,535. If a trigger has not occurred, the test generates one more clock and checks for the occurrence of the trigger once more. If a trigger has not occurred, the test will fail.

State Restart Test. The following is the sequence specification which is tested:

In Sequence, find [c] then [b] then Count [00001] Occurrences of [a] Sequence Restart on [d] [ OCT ] a = 000777777 b = 777000777 c = 777777000 d = 777777777

This test is very similar to the State Sequence Test. Input states are simulated by setting pod thresholds and clocks are generated internally (CPU clocks).

The following states are set up in this order:

c then clock (first state found)
 b then clock (second state found)
 d then clock (sequence restart)
 a then clock (first state found)
 c then clock (first state found)
 b then clock (second state found)
 a then clock (second state found)
 a then clock (trigger state found)

The test checks for a trigger after each state condition. A trigger should be generated only after the second time "a" occurs (step #7). If the trigger occurs at any other time, or not at all then the test will fail.

State Bit Fault Test. The following is the sequence specification which is tested:

In Sequence, find [00001] Occurrences of a Missing Bit

All data inputs are "don't cares" and clocks are generated by toggling pod thresholds. Toggling pod 0 threshold generates an L clock which is serial data and toggling pod 1 threshold generates a K clock which is the reference clock cell. The following is the order in which clocks are generated:

- 1. L clock (serial data)
- 2. K clock (reference clock)
- 3. K clock (reference clock and trigger)

The test program checks for a trigger after step #1 and step #3. The trigger should be present only after the second K clock. If the trigger occurs at any other time or not at all, the test will fail. This test also checks the extra bit case since the only difference is a software reconfiguration for user interface.

## A-6. SELF TEST 2 - INPUT

This self test checks the ability of the HP 54201A/D to acquire a signal through the front panel BNC and then store it in memory. This test is performed in both Random Repetitive mode (RR) and Real Time mode (RT). Once in memory, the data waveform is checked for acceptable amplitude and frequency. The HP 54201A/D is preset to  $50\Omega$  mode:

Channel Range: 4 V Channel Offset: 1.5 V

The timebase is setup to 2  $\mu$ s Range and 0 second Delay. When performed from the front panel, the test prompts the user to connect a BNC cable from the rear-panel BNC to each of the channel BNCs, one at a time. If this test is run over the HP-IB bus, the inputs must be properly configured before the System TEST command is issued. When the test is started, a 2-MHz TTL square wave is output from the rear-panel BNC, acquired through the selected front-panel BNC, and stored in memory. Period, Vtop, and Vbase measurements are made on the acquired data.

The period measurement must be 500 ns ±20ns to pass.

The Vtop measurement must be  $\geq 2 \vee$  to pass.

The Vbase measurement must be ≤500 mV to pass.

If all the above tests pass, the message **PASSED Test 2** appears. If there are any failures, a 2-digit number follows the advisory, for example:

#### FAILED Chan 1 test RR [23]

The first digit indicates a voltage measurement failure;

- 1 the lower value (Vbase) was greater than 0.5 V
- 2 the upper value (Vtop) was less than 2 V
- 3 both upper and lower value failed, or there was no valid signal present

The second digit indicates a period measurement failure:

- 1 the period measurement was too low
- 2 the period measurement was too high
- 3 no valid signal was present



Figure 6-12. Keyboard-to-CPU Board Ribbon Cable (W3)



.







Figure 6A-1 Power Supply Block Diagram 6A-3





Figure 6A-4 Troubleshooting Flow Chart for LED Failure Indicators 6A-11

#### NOTE 1

PROBING THESE PINS MAY CAUSE UNWANTED SYMPTOMS.

#### NOTE 2

FUNCTIONAL DIAGRAM FOR U3 AND U4.











Power Supply 6A-15/(6A-16 blank)