HOME HOME SELECT DESIGN BUY EXPLORE About Us Support My Profile Search

 Products > Analog - Data Acquisition > ADC - High Speed > ADC10080

ADC10080  Product Folder

10-Bit, 80 MSPS, 3V, 78.6 mW A/D Converter
Generic P/N 10080
General
Description
Features Datasheet Package
& Models
Samples
& Pricing

Parametric Table Parametric Table
Temperature Min (deg C) -40 
Temperature Max (deg C) 85 
Resolution (bit) 10 
Speed (MSPS) 80 
Supply Voltage (Volt)
Power Dissipation (Watt) .0786 
Vin 1.0Vpp, 1.5Vpp or 2Vpp 
INL (+/-) (LSB) .50 
DNL (+/-) (LSB) .25 
ENOB (bit) 9.50 
SINAD (dB) 59.20 
SNR (dB) 59.50 
SFDR (dB) 78.80 
THD dB (dB) 72.30 

Datasheet

TitleSize in KbytesDate
View Online

Download

Receive via Email
ADC10080 10-Bit, 80 MSPS, 3V, 78.6 mW A D Converter 544 Kbytes 8-Oct-03 View Online Download Receive via Email

If you have trouble printing or viewing PDF file(s), see Printing Problems.

Package Availability, Models, Samples & Pricing

Part NumberPackageStatusModelsSamples &
Electronic
Orders
Budgetary PricingStd
Pack
Size
Package
Marking
TypePinsMSL/Lead-Free AvailabilityLead
Time
QtySPICEIBISQty$US each
ADC10080EVALevaluation boardFull productionN/AN/A 1+$176.001-
6 weeks0
ADC10080CIMTTSSOP28StatusFull productionN/AN/ASamples
Buy Now
1K+$4.50rail
of
48
NSUZXYTT
ADC10080
CIMT
12-13 weeks0
ADC10080CIMTXTSSOP28StatusFull productionN/AN/A 1K+$4.50reel
of
2500
NSUZXYTT
ADC10080
CIMT
12-13 weeks0

General Description

The ADC10080 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 10-bit digital words at 80 Megasamples per second (MSPS). This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to provide a complete conversion solution, and to minimize power consumption, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 400 MHz. Operating on a single 3.0V power supply, this device consumes just 78.6 mW at 80 MSPS, including the reference current. The Standby feature reduces power consumption to just 15 mW.

The differential inputs provide a full scale selectable input swing of 2.0 VP-P, 1.5 VP-P, 1.0 VP-P, with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. An internal +1.2V precision bandgap reference is used to set the ADC full-scale range, and also allows the user to supply a buffered referenced voltage for those applications requiring increased accuracy. The output data format is 10-bit offset binary, or two's complement.

This device is available in the 28-lead TSSOP package and will operate over the industrial temperature range of -40°C to +85°C.

Features

  • Single +3.0V operation
  • Selectable 2.0 VP-P, 1.5 VP-P, or 1.0 VP-P full-scale input swing
  • 400 MHz -3 dB input bandwidth
  • Low power consumption
  • Standby mode
  • On-chip reference and sample-and-hold amplifier
  • Offset binary or two's complement data format
  • Separate adjustable output driver supply to accommodate 2.5V and 3.3V logic families
  • 28-pin TSSOP package

Key Specification

Resolution

10 Bits

Conversion Rate

80 MSPS

Full Power Bandwidth

400 MHz

DNL

±0.25 LSB (typ)

SNR (fIN = 10 MHz)

59.5 dB (typ)

SFDR (fIN = 10 MHz)

-78.7 dB (typ)

Data Latency

6 Clock Cycles

Supply Voltage

+3.0V

Power Consumption, 80 MHz

78.6 mW

Applications

  • Ultrasound and Imaging
  • Instrumentation
  • Cellular Based Stations/Communications Receivers
  • Sonar/Radar
  • xDSL
  • Wireless Local Loops
  • Data Acquisition Systems
  • DSP Front Ends
[Information as of 15-Jan-2004]