HOME HOME SELECT DESIGN BUY EXPLORE About Us Support My Profile Search

 Products > Wireless Base Station > Hardwired DSP > CLC5902

CLC5902  Product Folder

Dual Digital Tuner/AGC
Generic P/N 5902
General
Description
Features Datasheet Package
& Models
Samples
& Pricing
Reliability
Metrics
Application
Notes

Parametric Table Parametric Table
Temperature Min (deg C) -40 
Temperature Max (deg C) 85 

Datasheet

TitleSize in KbytesDate
View Online

Download

Receive via Email
CLC5902 Dual Digital Tuner AGC 588 Kbytes 30-Jun-99 View Online Download Receive via Email

If you have trouble printing or viewing PDF file(s), see Printing Problems.

Package Availability, Models, Samples & Pricing

Part NumberPackageStatusModelsSamples &
Electronic
Orders
Budgetary PricingStd
Pack
Size
Package
Marking
TypePinsMSL/Lead-Free AvailabilityLead
Time
QtySPICEIBISQty$US each
CLC5902VLAPQFP128StatusFull productionN/AN/A 1K+$22.50tray
of
66
NSUZXYYTT
CLC5902VLA
10-12 weeks2000

General Description

The CLC5902 Dual Digital Tuner/AGC IC is a two channel digital downconverter (DDC) with integrated automatic gain control (AGC). The CLC5902 is a key component in the Diversity Receiver ChipSet (DRCS) which includes one CLC5902 Dual Digital Tuner/AGC, two CLC5956 12-bit analog-to-digital converters (ADCs), and two CLC5526 digitally controlled variable gain amplifiers (DVGAs). This system allows direct IF sampling of signals up to 300MHz for enhanced receiver performance and reduced system costs.

Features

  • 52MSPS operation
  • Two independent channels with 14-bit inputs
  • Greater than 100dB image rejection
  • Greater than 100dB spurious free dynamic range
  • 0.02Hz tuning resolution
  • User programmable AGC
  • Channel filters include a fourth order CIC followed by 21-tap and 63-tap symmetric FIRs
  • FIR filters process 21-bit data with 16-bit programmable coefficients
  • Flexible output formats include 12-bit floating point or 8, 16, 24, and 32 bit fixed point
  • Serial and parallel output ports
  • JTAG boundary scan
  • 8-bit microprocessor interface
  • 380mW/channel, 52MHz, 3.3V
  • 128 pin PQFP package

Applications

Applications

  • Cellular basestations
  • Satellite receivers
  • Wireless local loop receivers
  • Digital communications
ÿ

Reliability Metrics

Part Number Process Early Failure Rate - Rejects Sample Size (EFR) PPM * Rel. Rejects Device Hours Long Term Failure Rates (FITS) MTTF
CLC5902VLACMOS721420014108000005226190940

For more information on Reliablitity Metrics, please click here.


Application Notes

TitleSize in KbytesDate
View Online

Download

Receive via Email
CLC-DRCS7-PCASM: CLC-DRCS7-PCASM DRCS7 Evaluation Board User's Guide 2140 Kbytes 1-Feb-01 View Online Download Receive via Email
CLC-CAPT-PCASM: CLC-CAPT-PCASM Data Capture Board User's Guide 992 Kbytes 10-Jun-99 View Online Download Receive via Email
CLC5526: CLC5526/CLC5956/CLC5902 Diversity Receiver Chipset 406 Kbytes 2-Oct-00 View Online Download Receive via Email
CLC5902: CLC5526/CLC5956/CLC5902 Diversity Receiver Chipset 406 Kbytes 2-Oct-00 View Online Download Receive via Email
CLC5956: CLC5956 12-Bit[comma] 65 MSPS Broadband Monolithic A/D Converter 406 Kbytes 19-Jan-01 View Online Download Receive via Email
CLC5956 12-Bit[comma] 65 MSPS Broadband Monolithic A/D Converter (JAPANESE)
423 Kbytes   View Online Download Receive via Email
DRCS: CLC5526/CLC5956/CLC5902 Diversity Receiver Chipset 406 Kbytes 2-Oct-00 View Online Download Receive via Email

If you have trouble printing or viewing PDF file(s), see Printing Problems.

[Information as of 15-Jan-2004]