 
| DP83932C-25 Product Folder | 
|---|
| 
 | |||
|---|---|---|---|
| General Description | Features | Datasheet | Package & Models | Samples & Pricing | Reliability Metrics | 
| Title | Size in Kbytes | Date |  View Online |  Download |  Receive via Email | 
|---|---|---|---|---|---|
| DP83932C-20 25 33 MHz SONIC(TM) Systems-Oriented Network Interface Controller | 1092 Kbytes | 24-Mar-97 | View Online | Download | Receive via Email | 
| If you have trouble printing or viewing PDF file(s), see Printing Problems. | 
| Part Number | Package | Status | Models | Samples & Electronic Orders | Budgetary Pricing | Std Pack Size | Package Marking | |||||
| Type | Pins | MSL/Lead-Free Availability | Lead Time | Qty | SPICE | IBIS | Qty | $US each | ||||
| DP83932CVF-25 | PQFP | 132 | Status | Lifetime buy | N/A | N/A | 250+ | $33.80 | tray of 36 | UZXXYYTT PATENTED C M DP83932CVF-25 | ||
| 8 weeks | 0 | |||||||||||
| The SONIC (Systems-Oriented Network Interface Controller) is a second-generation Ethernet Controller designed to meet the demands of today's high-speed 32- and 16-bit systems. Its system interface operates with a high speed DMA that typically consumes less than 3% of the bus bandwidth (25 MHz bus clock). Selectable bus modes provide both big and little endian byte ordering and a clean interface to standard microprocessors. The linked-list buffer management system of SONIC offers maximum flexibility in a variety of environments from PC-oriented adapters to high-speed motherboard designs. Furthermore, the SONIC integrates a fully-compatible IEEE 802.3 Encoder/Decoder (ENDEC) allowing for a simple 2-chip solution for Ethernet when the SONIC is paired with the DP8392 Coaxial Transceiver Interface or a 10BASE-T transceiver. For increased performance, the SONIC implements a unique buffer management scheme to efficiently process, receive and transmit packets in system memory. No intermediate packet copy is necessary. The receive buffer management uses three areas in memory for (1) allocating additional resources, (2) indicating status information, and (3) buffering packet data. During reception, the SONIC stores packets in the buffer area, then indicates receive status and control information in the descriptor area. The system allocates more memory resources to the SONIC by adding descriptors to the memory resource area. The transmit buffer management uses two areas in memory: one for indicating status and control information and the other for fetching packet data. The system can create a transmit queue allowing multiple packets to be transmitted from a single transmit command. The packet data can reside on any arbitrary byte boundary and can exist in several non-contiguous locations. | 
| 
 | 
| Part Number | Process | Early Failure Rate - Rejects | Sample Size (EFR) | PPM * | Rel. Rejects | Device Hours | Long Term Failure Rates (FITS) | MTTF | 
|---|---|---|---|---|---|---|---|---|
| DP83932CVF-25 | CS100 | 3 | 19400 | 155 | 0 | 900000 | 4 | 254464808 | 
|  | 
| Website Guide  About "Cookies"  National is QS 9000 Certified  Privacy/Security Statement  Contact Us/Feedback Site Terms & Conditions of Use  Copyright 2003© National Semiconductor Corporation |