HOME HOME SELECT DESIGN BUY EXPLORE About Us Support My Profile Search

 Products > Analog - Flat Panel Display > LVDS Display Interface (OpenLDI) > DS90C2501

DS90C2501  Product Folder

+2.5V 162 MHz Dual DVO Port LDI Transmitter with built-in scaler
Generic P/N 90C2501
General
Description
Features Datasheet Package
& Models
Samples
& Pricing

Parametric Table Parametric Table
Temperature Min (deg C) 0000000000.0000 
Temperature Max (deg C) 70 
Supply Voltage (Volt)
Pixel Clock Rate (MHz) 65 
Graphic Bits (bit)
DisplayType FPD 

Datasheet

TitleSize in KbytesDate
View Online

Download

Receive via Email
DS90C2501 Transmitter with built-in scaler for LVDS Display Interface (LDI) 650 Kbytes 20-Oct-03 View Online Download Receive via Email

If you have trouble printing or viewing PDF file(s), see Printing Problems.

Package Availability, Models, Samples & Pricing

Part NumberPackageStatusModelsSamples &
Electronic
Orders
Budgetary PricingStd
Pack
Size
Package
Marking
TypePinsMSL/Lead-Free AvailabilityLead
Time
QtySPICEIBISQty$US each
DS90C2501SLBLaminate CSP128StatusFull productionN/AN/A24 Hour Samples
Buy Now
1K+$8.00reel
of
500
NSUZXYTT
DS90C2501
SLB
BBBBB
6-10 weeks20000
DS90C2501SLBXLaminate CSP128StatusFull productionN/AN/A 1K+$8.00reel
of
1000
NSUZXYTT
DS90C2501
SLB
BBBBB
6-10 weeks20000

General Description

The DS90C2501 is a highly integrated scaling IC with LVDS transmitter with a scaled resolution up to SXGA+ for single pixel input. The DS90C2501 is a video controller hub designed to be compatible with Graphic Memory Controller Hub (GMCH). The input interface can be single or dual DVO port (12 pin per port). The high quality cubic zoom engine scales the input graphics into the desired/optimal output resolution up to 1400x1050 resolution. Advanced video digital signal processing provides gamma correction, and dithering for the display output. A two-wire serial interface is used to communicate with the host system. The dual high speed LVDS channels supports single pixel in-single pixel out, single pixel in-dual pixel out, and dual pixel in-dual pixel out transmission modes. The DS90C2501 complies to Open LDI standard, and can be paired up with DS90CF388 receiver or FPD8531x/FPD8731x series integrated timing controller or FPDLink LVDS receivers such as DS90CF364/DS90CF384A/DS90CF384/DS90CF384A. The LVDS output is similar to DS90C387 and DS90C387R. Thus, this transmitter can be paired up with DS90CF388, receiver of 112MHz LDI chipset or FPD-Link Receivers in non-DC Balance mode operation which provides GUI/LCD panel/mother board vendors a wide choice of inter-operation with LVDS based TFT panels.

This chip is an ideal solution to solve EMI and cable size problems for high-resolution flat panel applications. It provides a reliable industry standard interface based on LVDS technology that delivers the bandwidth needed for high-resolution panels while maximizing bit times, and keeping clock rates low to reduce EMI and shielding requirements. For more details, please refer to the "Applications Information" section of this datasheet.

Features

  • Complies with Open LDI and GMCH DVO specification for digital display interfaces
  • 25 to 65 MHz clock in single pixel in to single pixel out operation.
  • 50 to 130 MHz clock in single pixel in to dual pixel out operation.
  • Support 24bit/48bit color TFT LCD with Conventional and Non-Conventional Color Mappings.
  • Support 16bit/32bit color TFT LCD.
  • Single pixel transmitter inputs support single pixel GUI interface.
  • Up scaling/panel fitting supports VGA to SXGA+ output in single pixel input mode at 640x480@60Hz, 800x600@60Hz, 1024x768@60Hz, 1280x1024@60Hz, 1400x1050@60Hz.
  • Independent horizontal and vertical scaling.
  • Support dithering (available for 6-bit color only), programmable smoothing and anti-aliasing filter.
  • Programmable digital sharpness, edge enhancement and contrast control via gamma correction.
  • Allow 2% at 200KHz spread spectrum clocking, rejects cycle-to-cycle jitter (+/- 20% of input data bit time).
  • Programmable LCD panel power sequencing.
  • Support low voltage swing signal level (1V to 1.8V), 2.5V and 3.3V LVTTL level on CLKINP, CLKINM, D0 to D23, DE, HSYNC and VSYNC pins
  • Support 2.5V/3.3V LVTTL level on configuration pins
  • Support 3.3V LVTTL level on GPIO pins
  • Available in 10mm x 10mm x 1mm 128pin thermally enhanced CSP package.
  • Two-wire serial communication interface is active during normal as well as power down mode and support data rates up to 400KHz.
  • TIA/EIA-644, Open LDI, DVO compliance.
[Information as of 15-Jan-2004]