DS92LV010A Product Folder |
|---|
| |||
|---|---|---|---|
| General Description |
Features | Datasheet | Package & Models |
Samples & Pricing |
Reliability Metrics |
Application Notes |
|
| Title | Size in Kbytes | Date | View Online |
Download |
Receive via Email |
|---|---|---|---|---|---|
| DS92LV010A Bus LVDS 3.3 5.0V Single Transceiver | 141 Kbytes | 9-Oct-98 | View Online | Download | Receive via Email |
| DS92LV010A Bus LVDS 3.3 5.0V Single Transceiver (JAPANESE) |
312 Kbytes |
|
If you have trouble printing or viewing PDF file(s), see Printing Problems. |
| Part Number | Package | Status | Models | Samples & Electronic Orders | Budgetary Pricing | Std Pack Size | Package Marking | |||||
| Type | Pins | MSL/Lead-Free Availability | Lead Time | Qty | SPICE | IBIS | Qty | $US each | ||||
| DS92LV010ATM | SOIC NARROW | 8 | Status | Full production | N/A | ds92lv010atm.ibs | 1K+ | $1.50 | rail of 95 | NSXYTT LV010 ATM | ||
| 6-8 weeks | 3000 | |||||||||||
| DS92LV010ATMX | SOIC NARROW | 8 | Status | Full production | N/A | N/A | 1K+ | $1.50 | reel of 2500 | NSXYTT LV010 ATM | ||
| 6-8 weeks | 25000 | |||||||||||
The DS92LV010A is one in a series of transceivers designed specifically for the high speed, low power proprietary bus backplane interfaces. The device operates from a single 3.3V or 5.0V power supply and includes one differential line driver and one receiver. To minimize bus loading the driver outputs and receiver inputs are internally connected. The logic interface provides maximum flexibility as 4 separate lines are provided (DIN, DE, RE#, and ROUT). The device also features flow through which allows easy PCB routing for short stubs between the bus pins and the connector. The driver has 10 mA drive capability, allowing it to drive heavily loaded backplanes, with impedance as low as 27 Ohms. The driver translates between TTL levels (single-ended) to Low Voltage Differential Signaling levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition the differential signaling provides common mode noise rejection of ±1V. The receiver threshold is ±100mV over a ±1V common mode range and translates the low voltage differential levels to standard (CMOS/TTL) levels. |
|
| Part Number | Process | Early Failure Rate - Rejects | Sample Size (EFR) | PPM * | Rel. Rejects | Device Hours | Long Term Failure Rates (FITS) | MTTF |
|---|---|---|---|---|---|---|---|---|
| DS92LV010ATM | CS080 | 13 | 22200 | 586 | 0 | 1346000 | 90 | 11224278 |
| DS92LV010ATMX | CS080 | 13 | 22200 | 586 | 0 | 1346000 | 90 | 11224278 |
| Title | Size in Kbytes | Date | View Online |
Download |
Receive via Email |
|---|---|---|---|---|---|
| AN-1115: Application Note 1115 DS92LV010A Bus LVDS Transceiver Ushers in a New Era of High-Performance Backplane Design | 110 Kbytes | 24-Aug-98 | View Online | Download | Receive via Email |
| AN-1088: Application Note 1088 LVDS Signal Quality: Cable Drive Measurements using Eye Patterns Test Report #3 | 130 Kbytes | 2-Mar-99 | View Online | Download | Receive via Email |
|
If you have trouble printing or viewing PDF file(s), see Printing Problems. |
Website Guide About "Cookies" National is QS 9000 Certified Privacy/Security Statement Contact Us/Feedback Site Terms & Conditions of Use Copyright 2003© National Semiconductor Corporation |