HOME HOME SELECT DESIGN BUY EXPLORE About Us Support My Profile Search

 Products > Analog - Interface > LVDS Circuits > Bus LVDS Serializer / Deserializer Devices > DS92LV18

DS92LV18  Product Folder

18-Bit Bus LVDS Serializer/Deserializer - 15-66 MHz
Generic P/N 92LV18
General
Description
Features Datasheet Package
& Models
Samples
& Pricing

Parametric Table Parametric Table
Temperature Min (deg C) -40 
Temperature Max (deg C) 85 
Supply Voltage (Volt) 3.30 
OtherSupply Voltage Undefined 
Function Ser/Des Pair 
Data Rate (Mbps) 2376 
Data Bits () 18 
Compression Ratio 18:1/1:18 

Datasheet

TitleSize in KbytesDate
View Online

Download

Receive via Email
DS92LV18 18-Bit Bus LVDS Serializer Deserializer - 15-66 MHz 469 Kbytes 9-Oct-03 View Online Download Receive via Email
DS92LV18 18-Bit Bus LVDS Serializer Deserializer - 15-66 MHz (JAPANESE)
444 Kbytes   View Online Download Receive via Email

If you have trouble printing or viewing PDF file(s), see Printing Problems.

Package Availability, Models, Samples & Pricing

Part NumberPackageStatusModelsSamples &
Electronic
Orders
Budgetary PricingStd
Pack
Size
Package
Marking
TypePinsMSL/Lead-Free AvailabilityLead
Time
QtySPICEIBISQty$US each
BLVDS18EVKevaluation boardPreliminaryN/AN/A 1+$549.001-
2-3 weeks0
DS92LV18TVVLQFP80StatusFull productionN/Ads92lv18tvv.ibsSamples1K+$9.95tray
of
119
NSUZXYTT
DS92LV18TVV
BBBBB
3-5 weeks1000

General Description

The DS92LV18 Serializer/Deserializer (SERDES) pair transparently translates a 18-bit parallel bus into a BLVDS serial stream with embedded clock information. This single serial stream simplifies transferring a 18-bit, or less, bus over PCB traces and cables by eliminating the skew problems between parallel data and clock paths. It saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.

This SERDES pair includes built-in system and device test capability. The line loopback feature enables the user to check the integrity of the serial data transmission paths of the transmitter and receiver while deserializing the serial data to parallel data at the receiver outputs. The local loopback feature enables the user to check the integrity of the transceiver from the local parallel-bus side.

The DS92LV18 incorporates modified BLVDS signaling on the high-speed I/O. BLVDS provides a low power and low noise environment for reliably transferring data over a serial transmission path. The equal and opposite currents through the differential data path control EMI by coupling the resulting fringing fields together.

Features

  • 15-66 MHz 18:1/1:18 Serializer/Deserializer (2.376 Gbps full duplex throughput)
  • Independent transmitter and receiver operation with separate clock, enable, and power down pins
  • Hot plug protection (power up high impedance) and synchronization (receiver locks to random data)
  • Wide ±5% reference clock frequency tolerance for easy system design using locally-generated clocks
  • Line and local loopback modes
  • Robust BLVDS serial transmission across backplanes and cables for low EMI
  • No external coding required
  • Internal PLL, no external PLL components required
  • Single +3.3V power supply
  • Low power: 90mA (typ) transmitter, 100mA (typ) at 66 MHz with PRBS-15 pattern
  • ±100 mV receiver input threshold
  • Loss of lock detection and reporting pin
  • Industrial -40 to +85°C temperature range
  • >2.0kV HBM ESD
  • Compact, standard 80-pin PQFP package
[Information as of 15-Jan-2004]