 
 Products >
Military/Aerospace >
Logic >
54C CMOS >
MM54C374
 Products >
Military/Aerospace >
Logic >
54C CMOS >
MM54C374| MM54C374 Product Folder | 
|---|
| 
 | |||
|---|---|---|---|
| General Description | Features | Datasheet | Package & Models | Samples & Pricing | Reliability Metrics | 
| 
 | 
| Title | Size in Kbytes | Date |  View Online |  Download |  Receive via Email | 
|---|---|---|---|---|---|
| MM54C373 MM54C374 TRI-STATE(RM) Octal D-Type Latch MM54C374 MM74C374 TRI-STATE Octal D-Type Flip-Flop | 170 Kbytes | 8-Jan-98 | View Online | Download | Receive via Email | 
| MM54C374 Mil-Aero Datasheet MNMM54C374-X | 17 Kbytes | View Online | Download | Receive via Email | 
| If you have trouble printing or viewing PDF file(s), see Printing Problems. | 
| Part Number | Package | Status | Models | Samples & Electronic Orders | Budgetary Pricing | Std Pack Size | Package Marking | |||||
| Type | Pins | MSL/Lead-Free Availability | Lead Time | Qty | SPICE | IBIS | Qty | $US each | ||||
| MM54C374J/883 | CERDIP | 20 | Status | Full production | N/A | N/A |  | 50+ | $14.10 | rail of 20 | NSZSSXXYYA> MM54C374J/883QL | |
| 8-10 weeks | 500 | |||||||||||
| The MM54C373/MM74C373, MM54C374/MM74C374 are integrated, complementary MOS (CMOS), 8-bit storage elements with TRI-STATE outputs. These outputs have been specially designed to drive high capacitive loads, such as one might find when driving a bus, and to have a fan out of 1 when driving standard TTL. When a high logic level is applied to the OUTPUT DISABLE input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. The MM54C373/MM74C373 is an 8-bit latch. When LATCH# ENABLE# is high, the Q outputs will follow the D inputs. When LATCH# ENABLE# goes low, data at the D inputs, which meets the set-up and hold time requirements, will be retained at the outputs until LATCH# ENABLE# returns high again. The MM54C374/MM74C374 is an 8-bit, D-type, positive-edge triggered flip-flop. Data at the D inputs, meeting the set-up and hold time requirements, is transferred to the Q outputs on positive-going transitions of the CLOCK input. Both the MM54C373/MM74C373 and the MM54C374/MM74C374 are being assembled in 20-pin dual-in-line packages with 0.300[Foot][Minute][Prime] pin centers. | 
| 
 | 
| Part Number | Process | Early Failure Rate - Rejects | Sample Size (EFR) | PPM * | Rel. Rejects | Device Hours | Long Term Failure Rates (FITS) | MTTF | 
|---|---|---|---|---|---|---|---|---|
| MM54C374J/883 | CMOS | 0 | 9000 | 0 | 0 | 400000 | 9 | 113095470 | 
|  | 
| Website Guide  About "Cookies"  National is QS 9000 Certified  Privacy/Security Statement  Contact Us/Feedback Site Terms & Conditions of Use  Copyright 2003© National Semiconductor Corporation |