 
 Products >
Military/Aerospace >
Logic >
FACT AC >
54AC74
 Products >
Military/Aerospace >
Logic >
FACT AC >
54AC74| 54AC74 Product Folder | 
|---|
| 
 | |||
|---|---|---|---|
| General Description | Features | Datasheet | Package & Models | Samples & Pricing | Application Notes | 
| 
 | 
| Title | Size in Kbytes | Date |  View Online |  Download |  Receive via Email | 
|---|---|---|---|---|---|
| 54AC74 54ACT74 Dual D-Type Positive Edge-Triggered Flip-Flop | 180 Kbytes | 2-Jul-03 | View Online | Download | Receive via Email | 
| 54AC74 Mil-Aero Datasheet MN54AC74-X | 16 Kbytes | View Online | Download | Receive via Email | 
| If you have trouble printing or viewing PDF file(s), see Printing Problems. | 
| Part Number | Package | Status | Models | Samples & Electronic Orders | Budgetary Pricing | Std Pack Size | Package Marking | |||||
| Type | Pins | MSL/Lead-Free Availability | Lead Time | Qty | SPICE | IBIS | Qty | $US each | ||||
| 5962-88520012A (54AC74LMQB) | LCC | 20 | Status | Full production | N/A | N/A | 50+ | $6.40 | rail of 50 | NSZSSXXYYA 54AC74LMQB /QL > 5962- 88520012A | ||
| 7-8 weeks | 500 | |||||||||||
| 5962-8852001CA (54AC74DMQB) | CERDIP | 14 | Status | Full production | N/A | N/A |  | 50+ | $1.90 | rail of 25 | NSZSSXXYYA> 54AC74DMQB /QL 5962-8852001CA | |
| 6-8 weeks | 500 | |||||||||||
| 5962-8852001DA (54AC74FMQB) | CERPACK | 14 | Status | Full production | N/A | N/A | 50+ | $6.40 | rail of 19 | NSZSSXXYYA> 54AC74FMQB QL 8852001DA | ||
| 7-8 weeks | 500 | |||||||||||
| JM38510R75302BCA | CERDIP | 14 | Status | Full production | N/A | N/A | 50+ | $68.00 | rail of 25 | NSZSSXXYYA> JM38510R75302BCA 27014 | ||
| N/A | 0 | |||||||||||
| JM38510R75302BDA | CERPACK | 14 | Status | Full production | N/A | N/A |  | 50+ | $70.00 | rail of 19 | NSZSSXXYYA> 27014 JM38510 R75302BDA | |
| N/A | 0 | |||||||||||
| JM38510/75302B2A | LCC | 20 | Status | Full production | N/A | N/A |  | 50+ | $9.60 | rail of 50 | NS JM38510 /75302B2A 27014 QS ZSSXXYYA> | |
| 7-8 weeks | 500 | |||||||||||
| JM38510R75302B2A | LCC | 20 | Status | Full production | N/A | N/A | 50+ | $70.00 | rail of 50 | NS JM38510 R75302B2A 27014 QS ZSSXXYYA> | ||
| N/A | 0 | |||||||||||
| JM38510/75302BCA | CERDIP | 14 | Status | Full production | N/A | N/A |  | 50+ | $8.00 | rail of 25 | NS ZSSXXYYA> JM38510/75302BCA 27014 QS | |
| 6-8 weeks | 500 | |||||||||||
| JM38510/75302BDA | CERPACK | 14 | Status | Full production | N/A | N/A |  | 50+ | $9.60 | rail of 19 | NSZSSXXYYA> JM38510/ 75302BDA 27014 QS | |
| 9-11 weeks | 500 | |||||||||||
| JM38510R75302S2A | LCC | 20 | Status | Full production | N/A | N/A | 50+ | $138.00 | rail of 50 | NSZSSXXYYA 27014 Q > JM38510R 75302S2A | ||
| N/A | 0 | |||||||||||
| JM38510R75302SCA | CERDIP | 14 | Status | Full production | N/A | N/A | 50+ | $138.00 | rail of 25 | NS ZSSXXYYA> JM38510R75302SCA 27014 | ||
| N/A | 0 | |||||||||||
| JM38510F75302SDA | CERPACK | 14 | Status | Full production  | N/A | N/A | 50+ | $163.00 | rail of 19 | NSZSSXXYYA 27014 JM38510F 75302SDA | ||
| N/A | 0 | |||||||||||
| JM38510R75302SDA | CERPACK | 14 | Status | Full production | N/A | N/A | 50+ | $138.00 | rail of 19 | NSZSSXXYYA 27014 JM38510R 75302SDA | ||
| N/A | 0 | |||||||||||
| JM38510R75302SYA | CERPACK | 14 | Status | Full production | N/A | N/A | 50+ | $143.00 | tray of 42 | NSZSSXXYYA 27014 Q> JM38510R 75302SYA | ||
| N/A | 0 | |||||||||||
| Obsolete Part | Alternate Part or Supplier | Source | Last Time Buy Date | 
|---|---|---|---|
| 54AC74DM | 54AC74DMQB | NATIONAL SEMICONDUCTOR | 03/09/99 | 
| 54AC74LM. | 54AC74LMQB | NATIONAL SEMICONDUCTOR | 09/04/2001 | 
| The 'AC/'ACT74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q#) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input. Asynchronous Inputs: LOW input to S#D (Set) sets Q to HIGH level LOW input to C#D (Clear) sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on C#D and S#D makes both Q and Q# HIGH | 
| 
 | 
| Title | Size in Kbytes | Date |  View Online |  Download |  Receive via Email | 
|---|---|---|---|---|---|
| AN-925: Radiation Design Test Data for Advanced CMOS Product | 194 Kbytes | 5-Aug-95 | View Online | Download | Receive via Email | 
| If you have trouble printing or viewing PDF file(s), see Printing Problems. | 
|  | 
| Website Guide  About "Cookies"  National is QS 9000 Certified  Privacy/Security Statement  Contact Us/Feedback Site Terms & Conditions of Use  Copyright 2003© National Semiconductor Corporation |