HOME HOME SELECT DESIGN BUY EXPLORE About Us Support My Profile Search

 Products > Military/Aerospace > Logic > FAST > 54F174

54F174  Product Folder

Hex D Flip-Flop with Master Reset
General
Description		 Features Datasheet Package
& Models		 Samples
& Pricing

Parametric Table Parametric Table
Temperature Min (deg C) -55 
Temperature Max (deg C) 125 

Datasheet

TitleSize in KbytesDate
View Online
Download
Receive via Email
54F174 Hex D Flip-Flop with Master Reset 166 Kbytes 3-Dec-97 View Online Download Receive via Email
54F174 Mil-Aero Datasheet MN54F174-X 20 Kbytes   View Online Download Receive via Email

If you have trouble printing or viewing PDF file(s), see Printing Problems.

Package Availability, Models, Samples & Pricing

Part NumberPackageStatusModelsSamples &
Electronic
Orders		Budgetary PricingStd
Pack
Size		Package
Marking
TypePinsMSL/Lead-Free AvailabilityLead
Time		QtySPICEIBISQty$US each
54F174LMQBLCC20StatusFull productionN/AN/A 50+$9.40rail
of
50		NSZSSXXYYA
54F174
LMQB /QL
>
8-9 weeks500
54F174DMQBCERDIP16StatusFull productionN/AN/A 
Buy Now		50+$7.10rail
of
25		NSZSSXXYYA>
54F174DMQB
QL
6-8 weeks500
54F174FMQBCERPACK16StatusFull productionN/AN/A 50+$9.40rail
of
19		NSZSSXXYYA>
54F174FMQB
/QL
8-9 weeks500
JM38510/34107B2ALCC20StatusFull productionN/AN/A 
Buy Now		50+$8.15rail
of
50		NS JM38510
/34107B2A
27014 QS
ZSSXXYYA>
8-9 weeks500
JM38510/34107BEACERDIP16StatusFull productionN/AN/A 
Buy Now 		50+$8.15rail
of
25		NS ZSSXXYYA>
JM38510/34107BEA
27014 QS
6-8 weeks500
JM38510/34107BFACERPACK16StatusFull productionN/AN/A 
Buy Now		50+$8.15rail
of
19		NSZSSXXYYA>
JM38510/
34107BFA
27014 QS
8-9 weeks500
JM38510/34107SFACERPACK16StatusFull productionN/AN/A 50+$145.00rail
of
19		NSZSSXXYYA
27014 Q>
JM38510/
34107SFA
N/A0

Obsolete Parts

Obsolete PartAlternate Part or SupplierSourceLast Time Buy Date
54F174DM
54F174DMQB
NATIONAL SEMICONDUCTOR
03/09/99

General Description

The 'F174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.

Features

  • Edge-triggered D-type inputs
  • Buffered positive edge-triggered clock
  • Asynchronous common reset
  • Guaranteed 4000V minimum ESD protection
[Information as of 15-Jan-2004]

Website Guide • About "Cookies" • National is QS 9000 Certified • Privacy/Security Statement • Contact Us/Feedback
Site Terms & Conditions of Use • Copyright 2003© National Semiconductor Corporation