National Semiconductor, The Sight And Sound Of Information, Welcomes You

Products > Military/Aerospace > Logic > FAST > 54F175

54F175 Product Folder

Quad D Flip-Flop

General
Description

Parametric Table

Temperature Min (deg C)

-55

Temperature Max (deg C)

125

Datasheet

Title	Size in Kbytes	Date	View Online	Download	Receive via Email
54F175 Quad D Flip-Flop	167 Kbytes	3-Dec-97	View Online	Download	Receive via Email
54F175 Mil-Aero Datasheet MN54F175-X	21 Kbytes		View Online	Download	Receive via Email

If you have trouble printing or viewing PDF file(s), see Printing Problems.

Package Availability, Models, Samples & Pricing

Part Number

Package

Status

Models

Samples &
Electronic
Orders

Budgetary Pricing

Std
Pack
Size

Package
Marking

Type

Pins

MSL/Lead-Free Availability

Lead
Time

Qty

SPICE

IBIS

Qty

$US each

54F175LMQB

LCC

Status

Full production

N/A

50+

$9.40

rail
of
50

NSZSSXXYYA
54F175
LMQB /QL
>

7-8 weeks

500

54F175DMQB

CERDIP

Status

Full production

N/A

50+

$7.10

rail
of
25

NSZSSXXYYA>
54F175DMQB
QL

6-8 weeks

500

54F175FMQB

CERPACK

Status

Full production

N/A

50+

$9.40

rail
of
19

NSZSSXXYYA>
54F175FMQB
QL

7-8 weeks

500

JM38510/34104B2A

LCC

Status

Full production

N/A

50+

$8.15

rail
of
50

NS JM38510
/34104B2A
27014 QS
ZSSXXYYA>

7-8 weeks

500

JM38510/34104BEA

CERDIP

Status

Full production

N/A

50+

$8.15

rail
of
25

NS ZSSXXYYA>
JM38510/34104BEA
27014 QS

6-8 weeks

500

JM38510/34104BFA

CERPACK

Status

Full production

N/A

50+

$8.15

rail
of
19

NSZSSXXYYA>
JM38510/
34104BFA
27014 QS

7-8 weeks

500

54F175DM-MLS

CERDIP

Status

Full production

N/A

50+

$155.00

rail
of
25

NSZSSXXYYA>
54F175DM-MLS

N/A

Obsolete Parts

Obsolete Part	Alternate Part or Supplier	Source	Last Time Buy Date
54F175DM	54F175DMQB	NATIONAL SEMICONDUCTOR	03/09/99
54F175FM-MLS	54F175FMQB	NATIONAL SEMICONDUCTOR	09/08/98

The 'F175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, LOW.

Features

Edge-triggered D-type inputs
Buffered positive edge-triggered clock
Asynchronous common reset
True and complement output
Guaranteed 4000V minimum ESD protection

[Information as of 15-Jan-2004]

54F175 Product Folder

Datasheet

Package Availability, Models, Samples & Pricing

Obsolete Parts

General Description

Features