HOME HOME SELECT DESIGN BUY EXPLORE About Us Support My Profile Search

 Products > Analog - Data Acquisition > ADC - High Speed > ADC12L063

ADC12L063  Product Folder

12-Bit, 62 MSPS, 354mW A/D Converter with Internal Sample-and-Hold
  

See Also:
  
ADC12L066 - FOR HIGHER INPUT BANDWIDTH
Generic P/N 12L063
General
Description
Features Datasheet Package
& Models
Samples
& Pricing
Reliability
Metrics

Parametric Table Parametric Table
Temperature Min (deg C) -40 
Temperature Max (deg C) 85 
Resolution (bit) 12 
Speed (MSPS) 62 
Supply Voltage (Volt)
Power Dissipation (Watt) .3540 
Vin 2Vpp 
INL (+/-) (LSB)
DNL (+/-) (LSB) .50 
ENOB (bit) 10.30 
SINAD (dB) 65 
SNR (dB) 66 
SFDR (dB) 78 
THD dB (dB) -74 

Datasheet

TitleSize in KbytesDate
View Online

Download

Receive via Email
ADC12L063 12-Bit, 62 MSPS, 354 mW A D Converter with Internal Sample-and-Hold 581 Kbytes 20-Nov-02 View Online Download Receive via Email
ADC12L063 12-Bit, 62 MSPS, 354 mW A D Converter with Internal Sample-and-Hold (JAPANESE)
548 Kbytes   View Online Download Receive via Email

If you have trouble printing or viewing PDF file(s), see Printing Problems.

Package Availability, Models, Samples & Pricing

Part NumberPackageStatusModelsSamples &
Electronic
Orders
Budgetary PricingStd
Pack
Size
Package
Marking
TypePinsMSL/Lead-Free AvailabilityLead
Time
QtySPICEIBISQty$US each
ADC12L063EVALevaluation boardFull productionN/AN/A 
Buy Now
1+$99.001-
N/A0
ADC12L063CIVYLQFP32StatusFull productionN/AN/A24 Hour Samples
Buy Now
1K+$16.10tray
of
250
NSUZXYTT
ADC12L0
63CIVY
10-12 weeks2000

General Description

The ADC12L063 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 62 Megasamples per second (MSPS), minimum. This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. Operating on a single 3.3V power supply, this device consumes just 354 mW at 62 MSPS, including the reference current. The Power Down feature reduces power consumption to just 50 mW.

The differential inputs provide a full scale input swing equal to ±VREF with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. For ease of use, the buffered, high impedance, single-ended reference input is converted on-chip to a differential reference for use by the processing circuitry. Output data format is 12-bit offset binary.

This device is available in the 32-lead LQFP package and will operate over the industrial temperature range of -40°C to +85°C.

Features

  • Single supply operation
  • Low power consumption
  • Power down mode
  • On-chip reference buffer

Key Specification

Resolution

12 Bits

Conversion Rate

62 MSPS(min)

Bandwidth

170MHz

DNL

±0.5 LSB(typ)

INL

±1.0 LSB(typ)

SNR

66 dB(typ)

SFDR

78 dB(typ)

Data Latency

6 Clock Cycles

Supply Voltage

+3.3V ± 300 mV

Power Consumption, 62 MHz

354 mW(typ)

Applications

  • Ultrasound and Imaging
  • Instrumentation
  • Cellular Base Stations/Communications Receivers
  • Sonar/Radar
  • xDSL
  • Wireless Local Loops
  • Data Acquisition Systems
  • DSP Front Ends

Reliability Metrics

Part Number Process Early Failure Rate - Rejects Sample Size (EFR) PPM * Rel. Rejects Device Hours Long Term Failure Rates (FITS) MTTF
ADC12L063CIVYCMOS721420014108000005226190940

For more information on Reliablitity Metrics, please click here.


[Information as of 15-Jan-2004]