DS92LV16 Product Folder |
|---|
| |||||||||
|---|---|---|---|---|---|---|---|---|---|
| General Description |
Features | Datasheet | Package & Models |
Samples & Pricing |
Design Tools |
Application Notes |
|
| Title | Size in Kbytes | Date | View Online |
Download |
Receive via Email |
|---|---|---|---|---|---|
| DS92LV16 16-Bit Bus LVDS Serializer Deserializer - 25 - 80 MHz | 397 Kbytes | 20-Feb-02 | View Online | Download | Receive via Email |
| DS92LV16 16-Bit Bus LVDS Serializer Deserializer - 25 - 80 MHz (JAPANESE) |
316 Kbytes |
|
If you have trouble printing or viewing PDF file(s), see Printing Problems. |
| Part Number | Package | Status | Models | Samples & Electronic Orders | Budgetary Pricing | Std Pack Size | Package Marking | |||||
| Type | Pins | MSL/Lead-Free Availability | Lead Time | Qty | SPICE | IBIS | Qty | $US each | ||||
| BLVDS16EVK | evaluation board | Preliminary | N/A | N/A | 1+ | $549.00 | 1 | - | ||||
| N/A | 500 | |||||||||||
| DS92LV16TVHG | LQFP | 80 | Status | Full production | N/A | ds92lv16tvhg.ibs | 1K+ | $8.95 | tray of 119 | NSUZXYTT DS92LV16TVHG BBBBB | ||
| 3-5 weeks | 1000 | |||||||||||
| DS92LV16TVHGX | LQFP | 80 | Status | Full production | N/A | N/A | | 1K+ | $8.95 | reel of 1000 | NSUZXYTT DS92LV16TVHG BBBBB | |
| 3-5 weeks | 3000 | |||||||||||
The DS92LV16 Serializer/Deserializer (SERDES) pair transparently translates a 16-bit parallel bus into a BLVDS serial stream with embedded clock information. This single serial stream simplifies transferring a 16-bit, or less bus over PCB traces and cables by eliminating the skew problems between parallel data and clock paths. It saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins. This SERDES pair includes built-in system and device test capability. The line loopback and local loopback features provide the following functionality: the local loopback enables the user to check the integrity of the transceiver from the local parallel-bus side and the system can check the integrity of the data transmission line by enabling the line loopback. The DS92LV16 incorporates BLVDS signaling on the high-speed I/O. BLVDS provides a low power and low noise environment for reliably transferring data over a serial transmission path. The equal and opposite currents through the differential data path control EMI by coupling the resulting fringing fields together. |
|
| Title | Size in Kbytes | Date | View Online |
Download |
Receive via Email |
|---|---|---|---|---|---|
| See the DS92LV16 Design Guide | 3078 Kbytes | 28-Jul-2003 | View Online | Download | Receive via Email |
|
If you have trouble printing or viewing PDF file(s), see Printing Problems. |
| Title | Size in Kbytes | Date | View Online |
Download |
Receive via Email |
|---|---|---|---|---|---|
| AN-1217: Application Note 1217 How to Validate BLVDS SER/DES Signal Integrity Using an Eye Mask | 339 Kbytes | 30-May-02 | View Online | Download | Receive via Email |
|
If you have trouble printing or viewing PDF file(s), see Printing Problems. |
Website Guide About "Cookies" National is QS 9000 Certified Privacy/Security Statement Contact Us/Feedback Site Terms & Conditions of Use Copyright 2003© National Semiconductor Corporation |