HOME HOME SELECT DESIGN BUY EXPLORE About Us Support My Profile Search

 Products > SCAN/System Test Access > Support Devices > SCANSTA112

SCANSTA112  Product Folder

7-port Multidrop IEEE 1149.1 (JTAG) Multiplexer
Generic P/N 112
General
Description
Features Datasheet Package
& Models
Samples
& Pricing
Reliability
Metrics
Application
Notes

Parametric Table Parametric Table
Temperature Min (deg C) -40 
Temperature Max (deg C) 85 

Datasheet

TitleSize in KbytesDate
View Online

Download

Receive via Email
SCANSTA112 7-port Multidrop IEEE 1149.1 (JTAG) Multiplexer 269 Kbytes 16-Dec-03 View Online Download Receive via Email

If you have trouble printing or viewing PDF file(s), see Printing Problems.

Package Availability, Models, Samples & Pricing

Part NumberPackageStatusModelsSamples &
Electronic
Orders
Budgetary PricingStd
Pack
Size
Package
Marking
TypePinsMSL/Lead-Free AvailabilityLead
Time
QtySPICEIBISQty$US each
SCANSTA112SMFBGA100StatusFull productionN/Asta112sm.ibs 
Buy Now
1K+$7.25tray
of
240
NSUZXYTT
SCANSTA112
SM
2-6 weeks1000
SCANSTA112SMXFBGA100StatusFull productionN/Asta112sm.ibs 1K+$7.25reel
of
1000
NSUZXYTT
SCANSTA112
SM
N/A0
SCANSTA112VSTQFP100StatusFull productionN/Asta112sv.ibs 
Buy Now
1K+$7.25tray
of
90
NSUZXYTT
SCANSTA112
VS
2-6 weeks1000
SCANSTA112VSXTQFP100StatusFull productionN/Asta112sv.ibs 1K+$7.25reel
of
1000
NSUZXYTT
SCANSTA112
VS
N/A0
SCANSTA112EVKevaluation boardPreliminaryN/AN/A   N/A-
N/A0

General Description

The SCANSTA112 extends the IEEE Std. 1149.1 test bus into a multidrop test bus environment. The advantage of a multidrop approach over a single serial scan chain is improved test throughput and the ability to remove a board from the system and retain test access to the remaining modules. Each SCANSTA112 supports up to 7 local IEEE1149.1 scan chains which can be accessed individually or combined serially.

Addressing is accomplished by loading the instruction register with a value matching that of the Slot inputs. Backplane and inter-board testing can easily be accomplished by parking the local TAP Controllers in one of the stable TAP Controller states via a Park instruction. The 32-bit TCK counter enables built in self test operations to be performed on one port while other scan chains are simultaneously tested.

The STA112 has a unique feature in that the backplane port and the LSP0 port are bidirectional. They can be configured to alternatively act as the master or slave port so an alternate test master can take control of the entire scan chain network from the LSP0 port while the backplane port becomes a slave.

Features

  • True IEEE 1149.1 hierarchical and multidrop addressable capability
  • The 8 address inputs support up to 249 unique slot addresses, an Interrogation Address, Broadcast Address, and 4 Multi-cast Group Addresses (address 000000 is reserved)
  • 7 IEEE 1149.1-compatible configurable local scan ports
  • Bi-directional Backplane and LSP0 ports are interchangeable slave ports
  • Capable of ignoring TRST# of the backplane port when it becomes the slave.
  • Stitcher Mode bypasses level 1 and 2 protocols
  • Mode Register0 allows local TAPs to be bypassed, selected for insertion into the scan chain individually, or serially in groups of two or three
  • Transparent Mode can be enabled with a single instruction to conveniently buffer the backplane IEEE 1149.1 pins to those on a single local scan port
  • General purpose local port passthrough bits are useful for delivering write pulses for Flash programming or monitoring device status.
  • Known Power-up state
  • TRST# on all local scan ports
  • 32-bit TCK counter
  • 16-bit LFSR Signature Compactor
  • Local TAPs can become TRI-STATE via the OE# input to allow an alternate test master to take control of the local TAPs (LSP0-3 have a TRI-STATE notification output)
  • 3.0-3.6V VCC Supply Operation
  • Supports live insertion/withdrawal

Reliability Metrics

Part Number Process Early Failure Rate - Rejects Sample Size (EFR) PPM * Rel. Rejects Device Hours Long Term Failure Rates (FITS) MTTF
SCANSTA112SMCMOS721420014108000005226190940
SCANSTA112SMXCMOS721420014108000005226190940
SCANSTA112VSCMOS721420014108000005226190940
SCANSTA112VSXCMOS721420014108000005226190940

For more information on Reliablitity Metrics, please click here.


Application Notes

TitleSize in KbytesDate
View Online

Download

Receive via Email
AN-1259: Application Note 1259 SCANSTA112 Designers Reference 353 Kbytes 17-Apr-03 View Online Download Receive via Email

If you have trouble printing or viewing PDF file(s), see Printing Problems.

[Information as of 15-Jan-2004]