TP3054-X Product Folder |
|---|
| |||
|---|---|---|---|
| General Description |
Features | Datasheet | Package & Models |
Samples & Pricing |
Reliability Metrics |
|
| Title | Size in Kbytes | Date | View Online |
Download |
Receive via Email |
|---|---|---|---|---|---|
| TP3054-X, TP3057-X Extended Temperature Enhanced"" Serial Interface CODEC Filter COMBO(RM) Family"" | 252 Kbytes | 7-Jan-96 | View Online | Download | Receive via Email |
|
If you have trouble printing or viewing PDF file(s), see Printing Problems. |
| Part Number | Package | Status | Models | Samples & Electronic Orders | Budgetary Pricing | Std Pack Size | Package Marking | |||||
| Type | Pins | MSL/Lead-Free Availability | Lead Time | Qty | SPICE | IBIS | Qty | $US each | ||||
| TP3054N-X | MDIP | 16 | Status | Full production | N/A | N/A | 1K+ | $1.41 | rail of 25 | NSUZXYYTT TP3054N-X COMBOR | ||
| 8-10 weeks | 35000 | |||||||||||
The TP3054, TP3057 family consists of µ-law and A-law monolithic PCM CODEC/filters utilizing the A/D and D/A conversion architecture shown in Figure 1, and a serial PCM interface. The devices are fabricated using National's advanced double-poly CMOS process (microCMOS). The encode portion of each device consists of an input gain adjust amplifier, an active RC pre-filter which eliminates very high frequency noise prior to entering a switched-capacitor band-pass filter that rejects signals below 200 Hz and above 3400 Hz. Also included are auto-zero circuitry and a companding coder which samples the filtered signal and encodes it in the companded µ-law or A-law PCM format. The decode portion of each device consists of an expanding decoder, which reconstructs the analog signal from the companded µ-law or A-law code, a low-pass filter which corrects for the sin x/x response of the decoder output and rejects signals above 3400 Hz followed by a single-ended power amplifier capable of driving low impedance loads. The devices require two 1.536 MHz, 1.544 MHz or 2.048 MHz transmit and receive master clocks, which may be asynchronous; transmit and receive bit clocks, which may vary from 64 kHz to 2.048 MHz; and transmit and receive frame sync pulses. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats. |
|
| Part Number | Process | Early Failure Rate - Rejects | Sample Size (EFR) | PPM * | Rel. Rejects | Device Hours | Long Term Failure Rates (FITS) | MTTF |
|---|---|---|---|---|---|---|---|---|
| TP3054N-X | P2CMOS | 0 | 33300 | 0 | 0 | 1250000 | 3 | 353423344 |
Website Guide About "Cookies" National is QS 9000 Certified Privacy/Security Statement Contact Us/Feedback Site Terms & Conditions of Use Copyright 2003© National Semiconductor Corporation |