HOME HOME SELECT DESIGN BUY EXPLORE About Us Support My Profile Search

 Products > Telecommunications > Analog Line Card Components > TP3054-X

TP3054-X  Product Folder

Extended Temperature ""Enhanced"" Serial Interface CODEC/Filter COMBO Family
Generic P/N 3054-X
General
Description
Features Datasheet Package
& Models
Samples
& Pricing
Reliability
Metrics

Parametric Table Parametric Table
Temperature Min (deg C) 0000000000.0000 
Temperature Max (deg C) 70 

Datasheet

TitleSize in KbytesDate
View Online

Download

Receive via Email
TP3054-X, TP3057-X Extended Temperature Enhanced"" Serial Interface CODEC Filter COMBO(RM) Family"" 252 Kbytes 7-Jan-96 View Online Download Receive via Email

If you have trouble printing or viewing PDF file(s), see Printing Problems.

Package Availability, Models, Samples & Pricing

Part NumberPackageStatusModelsSamples &
Electronic
Orders
Budgetary PricingStd
Pack
Size
Package
Marking
TypePinsMSL/Lead-Free AvailabilityLead
Time
QtySPICEIBISQty$US each
TP3054N-XMDIP16StatusFull productionN/AN/ASamples
Buy Now
1K+$1.41rail
of
25
NSUZXYYTT
TP3054N-X
COMBOR
8-10 weeks35000

General Description

The TP3054, TP3057 family consists of µ-law and A-law monolithic PCM CODEC/filters utilizing the A/D and D/A conversion architecture shown in Figure 1, and a serial PCM interface. The devices are fabricated using National's advanced double-poly CMOS process (microCMOS).

The encode portion of each device consists of an input gain adjust amplifier, an active RC pre-filter which eliminates very high frequency noise prior to entering a switched-capacitor band-pass filter that rejects signals below 200 Hz and above 3400 Hz. Also included are auto-zero circuitry and a companding coder which samples the filtered signal and encodes it in the companded µ-law or A-law PCM format. The decode portion of each device consists of an expanding decoder, which reconstructs the analog signal from the companded µ-law or A-law code, a low-pass filter which corrects for the sin x/x response of the decoder output and rejects signals above 3400 Hz followed by a single-ended power amplifier capable of driving low impedance loads. The devices require two 1.536 MHz, 1.544 MHz or 2.048 MHz transmit and receive master clocks, which may be asynchronous; transmit and receive bit clocks, which may vary from 64 kHz to 2.048 MHz; and transmit and receive frame sync pulses. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.

Features

  • -40°C to +85°C operation
  • Complete CODEC and filtering system (COMBO) including:
    • Transmit high-pass and low-pass filtering
    • Receive low-pass filter with sin x/x correction
    • Active RC noise filters
    • µ-law or A-law compatible COder and DECoder
    • Internal precision voltage reference
    • Serial I/O interface
    • Internal auto-zero circuitry
  • µ-law, 16-pin-TP3054
  • A-law, 16-pin-TP3057
  • Designed for D3/D4 and CCITT applications
  • ±5V operation
  • Low operating power-typically 50 mW
  • Power-down standby mode-typically 3 mW
  • Automatic power-down
  • TTL or CMOS compatible digital interfaces
  • Maximizes line interface card circuit density
  • Dual-In-Line or PCC surface mount packages
  • See also AN-370, "Techniques for Designing with CODEC/Filter COMBO Circuits"

Reliability Metrics

Part Number Process Early Failure Rate - Rejects Sample Size (EFR) PPM * Rel. Rejects Device Hours Long Term Failure Rates (FITS) MTTF
TP3054N-XP2CMOS0333000012500003353423344

For more information on Reliablitity Metrics, please click here.


[Information as of 15-Jan-2004]